ADC10D1000RB/NOPB - NATIONAL SEMICONDUCTOR

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

ADC10D1000/ADC10D1500 Low Power, 10-Bit, Dual 1.0/1.5 GSPS or Single 2.0/3.0 GSPS

ADC

Check for Samples: ADC10D1000,ADC10D1500

1FEATURES DESCRIPTION

The ADC10D1000/1500 is the latest advance in TI's

2• Excellent Accuracy and Dynamic Performance Ultra-High-Speed ADC family. This low-power, high-

• Pin Compatible with ADC12D1000/1600/1800 performance CMOS analog-to-digital converter

• Low Power Consumption, Further Reduced at digitizes signals at 10-bit resolution for dual channels

Lower Fs at sampling rates of up to 1.0/1.5 GSPS (Non-DES

Mode) or for a single channel up to 2.0/3.0 GSPS

• Internally Terminated, Buffered, Differential (DES Mode). The ADC10D1000/1500 achieves

Analog Inputs excellent accuracy and dynamic performance while

• R/W SPI Interface for Extended Control Mode dissipating less than 2.8/3.6 Watts. The product is

• Dual-Edge Sampling Mode, in Which the I- and packaged in a leaded or lead-free 292-ball thermally

enhanced BGA package over the rated industrial

Q-channels Sample One Input at Twice the temperature range of -40°C to +85°C.

Sampling Clock Rate

• Test Patterns at Output for System Debug The ADC10D1000/1500 builds upon the features,

architecture and functionality of the 8-bit GHz family

• Programmable 15-bit Gain and 12-bit Plus Sign of ADCs. An expanded feature set includes AutoSync

Offset for multi-chip synchronization, 15-bit programmable

• Programmable tAD Adjust Feature gain and 12-bit plus sign programmable offset

• 1:1 Non-demuxed or 1:2 Demuxed LVDS adjustment for each channel. The improved internal

track-and-hold amplifier and the extended self-

Outputs calibration scheme enable a very flat response of all

• AutoSync Feature for Multi-Chip Systems dynamic parameters beyond Nyquist, producing

• Single 1.9V ± 0.1V Power Supply 9.1/9.0 Effective Number of Bits (ENOB) with a 100

• 292-Ball BGA Package (27mm x 27mm x MHz input signal and a 1.0/1.5 GHz sample rate

while providing a 10-18 Code Error Rate (CER)

2.4mm with 1.27mm Ball-Pitch); No Heat Sink Dissipating a typical 2.77/3.59 Watts in Non-

Required Demultiplex Mode at 1.0/1.5 GSPS from a single

1.9V supply, this device is specified to have no

APPLICATIONS missing codes over the full operating temperature

• Wideband Communications range.

• Data Acquisition Systems Each channel has its own independent DDR Data

• Digital Oscilloscopes Clock, DCLKI and DCLKQ, which are in phase when

both channels are powered up, so that only one Data

Clock could be used to capture all data, which is sent

out at the same rate as the input sample clock. If the

1:2 Demux Mode is selected, a second 10-bit LVDS

bus becomes active for each channel, such that the

output data rate is sent out two times slower to relax

data-capture timing requirements. The part can also

be used as a single 2.0/3.0 GSPS ADC to sample

one of the I or Q inputs. The output formatting can be

programmed to be offset binary or two's complement

and the Low Voltage Differential Signaling (LVDS)

digital outputs are compatible with IEEE 1596.3-1996,

with the exception of an adjustable common mode

voltage between 0.8V and 1.2V to allow for power

reduction for well-controlled back planes.

1Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2All trademarks are the property of their respective owners.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

Table 1. Key Specifications

(Non-Demux Non-DES Mode, Fs=1.0/1.5 GSPS, Fin = 100 MHz)

Resolution 10 Bits

Conversion Rate Dual channels at 1.0/1.5 GSPS (typ)

Single channel at 2.0/3.0 GSPS (typ)

Code Error Rate 10-18/10-18 (typ)

ENOB 9.1/9.0 bits (typ)

SNR 57/56.8 dB (typ)

SFDR 70/68 dBc (typ)

Full Power Bandwidth 2.8/2.8 GHz (typ)

DNL ±0.25/±0.25 LSB (typ)

Power Consumption Single Channel Enabled 1.61/1.92 W (typ)

Dual Channels Enabled 2.77/3.59 W (typ)

Power Down Mode 6/6 mW (typ)

Table 2. Ordering Information(1)(2)

Industrial Temperature Range (–40°C < TA< 85°C) Package

ADC10D1000/1500CIUT/NOPB Lead-free 292-Ball BGA Thermally Enhanced Package

ADC10D1000/1500CIUT Leaded 292-Ball BGA Thermally Enhanced Package

ADC10D1000/1500RB Reference Board

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI

website at www.ti.com.

(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.

IBIS models are available at www.ti.com

Product Folder Links: ADC10D1000 ADC10D1500

T/H

VinI+

VinI-

10 DI(9:0)

Output

Buffers

DCLKI

Rterm 10-Bit

ADC

1:2

Demux

10 DId(9:0)

T/H

VinQ+

VinQ-

10 DQ(9:0)

DCLKQ

Rterm 10-Bit

ADC

1:2

Demux

10 DQd(9:0)

Clock

Management

and AutoSync

CLK+

CLK-

Rterm Control/Status

and Other Logic

Control Pins SPI

ORI

ORQ

RCLK+

RCLK-

Rterm

RCOut1

RCOut2

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Block Diagram

Figure 1. Simplified Block Diagram

Product Folder Links: ADC10D1000 ADC10D1500

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

AGND V_A SDO TPM NDM V_A GND V_E GND_E RSV0+ V_DR DId1+ GND_

DR DId4+ V_DR DId7+ GND_

DR DId9+ DId9- GND_

DR A

BVbg GND ECEb SDI CalRun V_A GND GND_E V_E RSV0- DId0+ DId1- DId3+ DId4- DId6+ DId7- DId8+ RSV2+ RSV3+ RSV3- B

CRtrim+ Vcmo Rext+ SCSb SCLK V_A NC V_E GND_E RSV1+ DId0- DId2+ DId3- DId5+ DId6- DId8- RSV2- V_DR DI0+ DI0- C

DDNC Rtrim- Rext- GND GND CAL DNC V_A V_A RSV1- V_DR DId2- GND_

DR DId5- V_DR GND_

DR V_DR DI1+ DI2+ DI2- D

EV_A Tdiode+ DNC GND GND_

DR DI1- DI3+ DI3- E

FV_A GND

_TC Tdiode- DNC GND_

DR DI4+ DI4- GND_

DR F

GV_TC GND

_TC V_TC V_TC DI5+ DI5- DI6+ DI6- G

HVinI+ V_TC GND

_TC V_A GND GND GND GND GND GND DI7+ DI7- DI8+ DI8- H

JVinI- GND

_TC V_TC VbiasI GND GND GND GND GND GND V_DR DI9+ DI9- V_DR J

KGND VbiasI V_TC GND

_TC GND GND GND GND GND GND ORI+ ORI- DCLK

_I+ DCLK

_I- K

LGND VbiasQ V_TC GND

_TC GND GND GND GND GND GND ORQ+ ORQ- DCLK

_Q+ DCLK

_Q- L

MVinQ- GND

_TC V_TC VbiasQ GND GND GND GND GND GND GND_

DR DQ9+ DQ9- GND_

DR M

NVinQ+ V_TC GND

_TC V_A GND GND GND GND GND GND DQ7+ DQ7- DQ8+ DQ8- N

PV_TC GND

_TC V_TC V_TC DQ5+ DQ5- DQ6+ DQ6- P

RV_A GND

_TC V_TC V_TC V_DR DQ4+ DQ4- V_DR R

TV_A GND

_TC GND

_TC GND V_DR DQ1- DQ3+ DQ3- T

UGND

_TC CLK+ PDI GND GND RCOut

_1- DNC V_A V_A RSV7- V_DR DQd2- GND_

DR DQd5- V_DR V_DR GND_

DR DQ1+ DQ2+ DQ2- U

VCLK- DCLK

_RST+ PDQ CalDly DES RCOut

_2+ RCOut

_2- V_E GND_E RSV7+ DQd0- DQd2+ DQd3- DQd5+ DQd6- DQd8- RSV4- GND_

DR DQ0+ DQ0- V

WDCLK

_RST- GND DNC DDRPh RCLK- V_A GND GND_E V_E RSV6- DQd0+ DQd1- DQd3+ DQd4- DQd6+ DQd7- DQd8+ RSV4+ RSV5+ RSV5- W

YGND V_A FSR RCLK+ RCOut

_1+ V_A GND V_E GND_E RSV6+ V_DR DQd1+ GND_

DR DQd4+ V_DR DQd7+ GND_

DR DQd9+ DQd9- GND_

DR Y

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Connection Diagram

Figure 2. ADC10D1000/1500 Connection Diagram

NOTE

The center ground pins are for thermal dissipation and must be soldered to a

ground plane to ensure rated performance. See SUPPLY/GROUNDING, LAYOUT

AND THERMAL RECOMMENDATIONS for more information.

Product Folder Links: ADC10D1000 ADC10D1500

AGND

100

AGND

100 VBIAS

50k

AGND

50k

Control from VCMO

VCMO

100

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Ball Descriptions and Equivalent Circuits

Table 3. Analog Front-End and Clock Balls

Ball No. Name Equivalent Circuit Description

Differential signal I- and Q-inputs. In the Non-Dual

Edge Sampling (Non-DES) Mode, each I- and Q-

input is sampled and converted by its respective

channel with each positive transition of the CLK

input. In Non-ECM (Non-Extended Control Mode)

and DES Mode, both channels sample the I-input.

In Extended Control Mode (ECM), the Q-input

may optionally be selected for conversion in DES

Mode by the DEQ Bit (Addr: 0h, Bit 6).

Each I- and Q-channel input has an internal

common mode bias that is disabled when DC-

H1/J1 VinI+/- coupled Mode is selected. Both inputs must be

N1/M1 VinQ+/- either AC- or DC-coupled. The coupling mode is

selected by the VCMO Pin.

In Non-ECM, the full-scale range of these inputs is

determined by the FSR Pin; both I- and Q-

channels have the same full-scale input range. In

ECM, the full-scale input range of the I- and Q-

channel inputs may be independently set via the

Control Register (Addr: 3hand Addr: Bh). Note

that the high and low full-scale input range setting

in Non-ECM corresponds to the mid and minimum

full-scale input range in ECM.

The input offset may also be adjusted in ECM.

Differential Converter Sampling Clock. In the Non-

DES Mode, the analog inputs are sampled on the

positive transitions of this clock signal. In the DES

U2/V1 CLK+/- Mode, the selected input is sampled on both

transitions of this clock. This clock must be AC-

coupled.

Differential DCLK Reset. A positive pulse on this

input is used to reset the DCLKI and DCLKQ

outputs of two or more ADC10D1000/1500s in

order to synchronize them with other

ADC10D1000/1500s in the system. DCLKI and

DCLKQ are always in phase with each other,

V2/W1 DCLK_RST+/- unless one channel is powered down, and do not

require a pulse from DCLK_RST to become

synchronized. The pulse applied here must meet

timing relationships with respect to the CLK input.

Although supported, this feature has been

superseded by AutoSync.

Product Folder Links: ADC10D1000 ADC10D1500

GND

Tdiode_P

Tdiode_N

GND

200k

8 pF

VCMO

Enable AC

Coupling

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Table 3. Analog Front-End and Clock Balls (continued)

Ball No. Name Equivalent Circuit Description

Common Mode Voltage Output or Signal Coupling

Select. If AC-coupled operation at the analog

inputs is desired, this pin should be held at logic-

low level. This pin is capable of sourcing/ sinking

up to 100 µA. For DC-coupled operation, this pin

C2 VCMO should be left floating or terminated into high-

impedance. In DC-coupled Mode, this pin provides

an output voltage which is the optimal common-

mode voltage for the input signal and should be

used to set the common-mode voltage of the

driving buffer.

Bandgap Voltage Output or LVDS Common-mode

Voltage Select. This pin provides a buffered

version of the bandgap output voltage and is

capable of sourcing/sinking 100 uA and driving a

B1 VBG load of up to 80 pF. Alternately, this pin may be

used to select the LVDS digital output common-

mode voltage. If tied to logic-high, the 1.2V LVDS

common-mode voltage is selected; 0.8V is the

default.

External Reference Resistor terminals. A 3.3 kΩ

±0.1% resistor should be connected between

Rext+/-. The Rext resistor is used as a reference

C3/D3 Rext+/- to trim internal circuits which affect the linearity of

the converter; the value and precision of this

resistor should not be compromised.

Input Termination Trim Resistor terminals. A 3.3

kΩ±0.1% resistor should be connected between

Rtrim+/-. The Rtrim resistor is used to establish

the calibrated 100Ωinput impedance of VinI, VinQ

C1/D2 Rtrim+/- and CLK. These impedances may be fine tuned

by varying the value of the resistor by a

corresponding percentage; however, the tuning

range and performance is not specified for such

an alternate value.

Temperature Sensor Diode Positive (Anode) and

Negative (Cathode) Terminals. This set of pins is

E2/F3 Tdiode+/- used for die temperature measurements. It has

not been fully characterized.

Product Folder Links: ADC10D1000 ADC10D1500

GND

A GND

100:100:

AGND

100 VBIAS

50k

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Table 3. Analog Front-End and Clock Balls (continued)

Ball No. Name Equivalent Circuit Description

Reference Clock Input. When the AutoSync

feature is active, and the ADC10D1000/1500 is in

Slave Mode, the internal divided clocks are

Y4/W5 RCLK+/- synchronized with respect to this input clock. The

delay on this clock may be adjusted when

synchronizing multiple ADCs. This feature is

available in ECM via Control Register (Addr: Eh).

Reference Clock Output 1 and 2. These signals

provide a reference clock at a rate of CLK/4, when

enabled, independently of whether the ADC is in

Master or Slave Mode. They are used to drive the

RCLK of another ADC10D1000/1500, to enable

automatic synchronization for multiple ADCs

Y5/U6 RCOut1+/- (AutoSync feature). The impedance of each trace

V6/V7 RCOut2+/- from RCOut1 and RCOut2 to the RCLK of another

ADC10D1000/1500 should be 100Ωdifferential.

Having two clock outputs allows the auto-

synchronization to propagate as a binary tree. Use

the DOC Bit (Addr: Eh, Bit 1) to enable/ disable

this feature; default is disabled.

Table 4. Control and Status Balls

Ball No. Name Equivalent Circuit Description

Dual Edge Sampling (DES) Mode select. In the

Non-Extended Control Mode (Non-ECM), when

this input is set to logic-high, the DES Mode of

operation is selected, meaning that the VinI input

is sampled by both channels in a time-interleaved

manner. The VinQ input is ignored. When this

V5 DES input is set to logic-low, the device is in Non-DES

Mode, i.e. the I- and Q-channels operate

independently. In the Extended Control Mode

(ECM), this input is ignored and DES Mode

selection is controlled through the Control Register

by the DES Bit (Addr: 0h, Bit 7); default is Non-

DES Mode operation.

Calibration Delay select. By setting this input logic-

high or logic-low, the user can select the device to

wait a longer or shorter amount of time,

V4 CalDly respectively, before the automatic power-on self-

calibration is initiated. This feature is pin-controlled

only and is always active during ECM and Non-

ECM.

Product Folder Links: ADC10D1000 ADC10D1500

GND

50 k:

GND

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Table 4. Control and Status Balls (continued)

Ball No. Name Equivalent Circuit Description

Calibration cycle initiate. The user can command

the device to execute a self-calibration cycle by

holding this input high a minimum of tCAL_H after

having held it low a minimum of tCAL_L. If this input

is held high at the time of power-on, the automatic

power-on calibration cycle is inhibited until this

D6 CAL input is cycled low-then-high. This pin is active in

both ECM and Non-ECM. In ECM, this pin is

logically OR'd with the CAL Bit (Addr: 0h, Bit 15)

in the Control Register. Therefore, both pin and bit

must be set low and then either can be set high to

execute an on-command calibration.

Calibration Running indication. This output is

B5 CalRun logic-high while the calibration sequence is

executing. This output is logic-low otherwise.

Power Down I- and Q-channel. Setting either input

to logic-high powers down the respective I- or Q-

channel. Setting either input to logic-low brings the

respective I- or Q-channel to a operational state

U3 PDI after a finite time delay. This pin is active in both

V3 PDQ ECM and Non-ECM. In ECM, each Pin is logically

OR'd with its respective Bit. Therefore, either this

pin or the PDI and PDQ Bit in the Control Register

can be used to power-down the I- and Q-channel

(Addr: 0h, Bit 11 and Bit 10), respectively.

Test Pattern Mode select. With this input at logic-

high, the device continuously outputs a fixed,

repetitive test pattern at the digital outputs. In the

A4 TPM ECM, this input is ignored and the Test Pattern

Mode can only be activated through the Control

Non-Demuxed Mode select. Setting this input to

logic-high causes the digital output bus to be in

the 1:1 Non-Demuxed Mode. Setting this input to

A5 NDM logic-low causes the digital output bus to be in the

1:2 Demuxed Mode. This feature is pin-controlled

only and remains active during ECM and Non-

ECM.

Product Folder Links: ADC10D1000 ADC10D1500

GND

100 k:

GND

100 k:

GND

50 k:

GND

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Table 4. Control and Status Balls (continued)

Ball No. Name Equivalent Circuit Description

Full-Scale input Range select. In Non-ECM, when

this input is set to logic-low or logic-high, the full-

scale differential input range for both I- and Q-

channel inputs is set to the lower or higher FSR

value, respectively. In the ECM, this input is

Y3 FSR ignored and the full-scale range of the I- and Q-

channel inputs is independently determined by the

setting of Addr: 3hand Addr: Bh, respectively.

Note that the high (lower) FSR value in Non-ECM

corresponds to the mid (min) available selection in

ECM; the FSR range in ECM is greater.

DDR Phase select. This input, when logic-low,

selects the 0° Data-to-DCLK phase relationship.

When logic-high, it selects the 90° Data-to-DCLK

phase relationship, i.e. the DCLK transition

indicates the middle of the valid data outputs. This

W4 DDRPh pin only has an effect when the chip is in 1:2

Demuxed Mode, i.e. the NDM pin is set to logic-

low. In ECM, this input is ignored and the DDR

phase is selected through the Control Register by

the DPS Bit (Addr: 0h, Bit 14); the default is 0°

Mode.

Extended Control Enable bar. Extended feature

control through the SPI interface is enabled when

this signal is asserted (logic-low). In this case,

most of the direct control pins have no effect.

B3 ECE When this signal is de-asserted (logic-high), the

SPI interface is disabled, all SPI registers are

reset to their default values, and all available

settings are controlled via the control pins.

Serial Chip Select bar. In ECM, when this signal is

asserted (logic-low), SCLK is used to clock in

serial data which is present on SDI and to source

C4 SCS serial data on SDO. When this signal is de-

asserted (logic-high), SDI is ignored and SDO is in

tri-stated.

Serial Clock. In ECM, serial data is shifted into

and out of the device synchronously to this clock

C5 SCLK signal. This clock may be disabled and held logic-

low, as long as timing specifications are not

violated when the clock is enabled or disabled.

Product Folder Links: ADC10D1000 ADC10D1500

GND

100 k:

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Table 4. Control and Status Balls (continued)

Ball No. Name Equivalent Circuit Description

Serial Data-In. In ECM, serial data is shifted into

B4 SDI the device on this pin while SCS signal is asserted

(logic-low).

Serial Data-Out. In ECM, serial data is shifted out

of the device on this pin while SCS signal is

A3 SDO asserted (logic-low). This output is tri-stated when

SCS is de-asserted.

Do Not Connect. These pins are used for internal

D1, D7, E3, F4, DNC NONE purposes and should not be connected, i.e. left

W3, U7 floating. Do not ground.

Not Connected. This pin is not bonded and may

C7 NC NONE be left floating or connected to any potential.

Table 5. Power and Ground Balls

Ball No. Name Equivalent Circuit Description

A2, A6, B6, C6,

D8, D9, E1, F1, Power Supply for the Analog circuitry. This supply

H4, N4, R1, T1, VANONE is tied to the ESD ring. Therefore, it must be

U8, U9, W6, Y2, powered up before or with any other supply.

G1, G3, G4, H2,

J3, K3, L3, M3, Power Supply for the Track-and-Hold and Clock

VTC NONE

N2, P1, P3, P4, circuitry.

R3, R4

A11, A15, C18,

D11, D15, D17,

J17, J20, R17, VDR NONE Power Supply for the Output Drivers.

R20, T17, U11,

U15, U16, Y11,

Y15

A8, B9, C8, V8, VENONE Power Supply for the Digital Encoder.

W9, Y8 Bias Voltage I-channel. This is an externally

decoupled bias voltage for the I-channel. Each pin

J4, K2 VbiasI NONE should individually be decoupled with a 100 nF

capacitor via a low resistance, low inductance

path to GND.

Bias Voltage Q-channel. This is an externally

decoupled bias voltage for the Q-channel. Each

L2, M4 VbiasQ NONE pin should individually be decoupled with a 100 nF

capacitor via a low resistance, low inductance

path to GND.

Product Folder Links: ADC10D1000 ADC10D1500

VDR

DR GND

VDR

DR GND

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Table 5. Power and Ground Balls (continued)

Ball No. Name Equivalent Circuit Description

A1, A7, B2, B7,

D4, D5, E4, K1,

L1, T4, U4, U5, GND NONE Ground Return for the Analog circuitry.

W2, W7, Y1, Y7,

H8:N13

F2, G2, H3, J2,

K4, L4, M2, N3, Ground Return for the Track-and-Hold and Clock

GNDTC NONE

P2, R2, T2, T3, circuitry.

A13, A17, A20,

D13, D16, E17,

F17, F20, M17, GNDDR NONE Ground Return for the Output Drivers.

M20, U13, U17,

V18, Y13, Y17,

Y20

A9, B8, C9, V9, GNDENONE Ground Return for the Digital Encoder.

W8, Y9

Table 6. High-Speed Digital Outputs

Ball No. Name Equivalent Circuit Description

Data Clock Output for the I- and Q-channel data

bus. These differential clock outputs are used to

latch the output data and, if used, should always

be terminated with a 100Ωdifferential resistor

placed as closely as possible to the differential

receiver. Delayed and non-delayed data outputs

K19/K20 DCLKI+/- are supplied synchronously to this signal. In 1:2

L19/L20 DCLKQ+/- Demux Mode or Non-Demux Mode, this signal is

at ¼ or ½ the sampling clock rate, respectively.

DCLKI and DCLKQ are always in phase with each

other, unless one channel is powered down, and

do not require a pulse from DCLK_RST to

become synchronized.

Out-of-Range Output for the I- and Q-channel.

This differential output is asserted logic-high while

the over- or under-range condition exists, i.e. the

differential signal at each respective analog input

K17/K18 ORI+/- exceeds the full-scale value. Each OR result

L17/L18 ORQ+/- refers to the current Data, with which it is clocked

out. If used, each of these outputs should always

be terminated with a 100Ωdifferential resistor

placed as closely as possible to the differential

receiver.

Product Folder Links: ADC10D1000 ADC10D1500

VDR

DR GND

VDR

DR GND

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Table 6. High-Speed Digital Outputs (continued)

Ball No. Name Equivalent Circuit Description

J18/J19 DI9+/-

H19/H20 DI8+/-

H17/H18 DI7+/-

G19/G20 DI6+/-

G17/G18 DI5+/- I- and Q-channel Digital Data Outputs. In Non-

F18/F19 DI4+/- Demux Mode, this LVDS data is transmitted at the

E19/E20 DI3+/- sampling clock rate. In Demux Mode, these

D19/D20 DI2+/- outputs provide ½ the data at ½ the sampling

D18/E18 DI1+/- clock rate, synchronized with the delayed data, i.e.

C19/C20 DI0+/- the other ½ of the data which was sampled one

· · clock cycle earlier. Compared with the DId and

M18/M19 DQ9+/- DQd outputs, these outputs represent the later

N19/N20 DQ8+/- time samples. If used, each of these outputs

N17/N18 DQ7+/- should always be terminated with a 100Ω

P19/P20 DQ6+/- differential resistor placed as closely as possible

P17/P18 DQ5+/- to the differential receiver.

R18/R19 DQ4+/-

T19/T20 DQ3+/-

U19/U20 DQ2+/-

U18/T18 DQ1+/-

V19/V20 DQ0+/-

A18/A19 DId9+/-

B17/C16 DId8+/-

A16/B16 DId7+/-

B15/C15 DId6+/-

C14/D14 DId5+/-

A14/B14 DId4+/- Delayed I- and Q-channel Digital Data Outputs. In

B13/C13 DId3+/- Non-Demux Mode, these outputs are tri-stated. In

C12/D12 DId2+/- Demux Mode, these outputs provide ½ the data at

A12/B12 DId1+/- ½ the sampling clock rate, synchronized with the

B11/C11 DId0+/- non-delayed data, i.e. the other ½ of the data

· · which was sampled one clock cycle later.

Y18/Y19 DQd9+/- Compared with the DI and DQ outputs, these

W17/V16 DQd8+/- outputs represent the earlier time samples. If

Y16/W16 DQd7+/- used, each of these outputs should always be

W15/V15 DQd6+/- terminated with a 100Ωdifferential resistor placed

V14/U14 DQd5+/- as closely as possible to the differential receiver.

Y14/W14 DQd4+/-

W13/V13 DQd3+/-

V12/U12 DQd2+/-

Y12/W12 DQd1+/-

W11/V11 DQd0+/-

V10/U10 RSV7+/-

Y10/W10 RSV6+/-

W19/W20 RSV5+/- Reserved. These pins are used for internal

W18/V17 RSV4+/- purposes. They may be left unconnected and

NONE

B19/B20 RSV3+/- floating or connected as recommended in

B18/C17 RSV2+/- Terminating RSV Pins.

C10/D10 RSV1+/-

A10/B10 RSV0+/-

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Absolute Maximum Ratings

See notes (1)(2)

Supply Voltage (VA, VTC, VDR, VE) 2.2V

Supply Difference

max(VA/TC/DR/E)-

min(VA/TC/DR/E) 0V to 100 mV

Voltage on Any Input Pin −0.15V to

(except VIN+/-) (VA+ 0.15V)

VIN+/- Voltage Range -0.15V to 2.5V

Ground Difference

max(GNDTC/DR/E)

-min(GNDTC/DR/E) 0V to 100 mV

Input Current at Any Pin (3) ±50 mA

ADC10D1000 Package Power Dissipation at TA≤85°C (3) 3.7 W

ADC10D1500 Package Power Dissipation at TA≤70°C (3) 4.4 W

ESD Susceptibility (4)

Human Body Model 2500V

Charged Device Model 750V

Machine Model 250V

Storage Temperature −65°C to +150°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. There is no assurance of operation at the

Absolute Maximum Ratings. For specifications and test conditions, see the Electrical Characteristics. The specifications apply only for

the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test

conditions.

(2) All voltages are measured with respect to GND = GNDTC = GNDDR = GNDE = 0V, unless otherwise specified.

(3) When the input voltage at any pin exceeds the power supply limits, i.e. less than GND or greater than VA, the current at that pin should

be limited to 50 mA. In addition, over-voltage at a pin must adhere to the maximum voltage limits. Simultaneous over-voltage at multiple

pins requires adherence to the maximum package power dissipation limits. These dissipation limits are calculated using JEDEC

JESD51-7 thermal model. Higher dissipation may be possible based on specific customer thermal situation and specified package

thermal resistances from junction to case.

(4) Human body model is 100 pF capacitor discharged through a 1.5 kΩresistor. Machine model is 220 pF discharged through 0Ω.

Charged device model simulates a pin slowly acquiring charge (such as from a device sliding down the feeder in an automated

assembler) then rapidly being discharged.

Operating Ratings

See notes (1)(2)

Ambient Temperature Range

ADC10D1000 −40°C ≤TA≤+85°C

ADC10D1500 (Standard JEDEC thermal model) −40°C ≤TA≤+70°C

ADC10D1500 (Enhanced thermal model/heatsink) −40°C ≤TA≤+85°C

Junction Temperature Range TJ≤+138°C

Supply Voltage (VA, VTC, VE) +1.8V to +2.0V

Driver Supply Voltage (VDR) +1.8V to VA

VIN+/- Voltage Range (Maintaining Common Mode) 0V to 2.15V

(100% duty cycle)

0V to 2.5V

(10% duty cycle)

Ground Difference

max(GNDTC/DR/E)

-min(GNDTC/DR/E) 0V

CLK+/- Voltage Range 0V to VA

Differential CLK Amplitude 0.4VP-P to 2.0VP-P

Common Mode Input Voltage VCMO - 150mV < VCMI < VCMO +150mV

(1) Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For specifications

and test conditions, see the Electrical Characteristics. The specifications apply only for the test conditions listed. Some performance

characteristics may degrade when the device is not operated under the listed test conditions.

(2) All voltages are measured with respect to GND = GNDTC = GNDDR = GNDE = 0V, unless otherwise specified.

Product Folder Links: ADC10D1000 ADC10D1500

I / O

GND

TO INTERNAL

CIRCUITRY

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Package Thermal Resistance

Package θJA θJC1 θJC2

292-Ball BGA Thermally Enhanced Package 16°C/W 2.9°C/W 2.5°C/W

Converter Electrical Characteristics – Static Converter Characteristics

The following specifications apply after calibration for VA= VDR = VTC = VE= +1.9V; I- and Q-channels, AC-coupled, unused

channel terminated to AC ground, FSR Pin = High; CL= 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK =

1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =

3300Ω± 0.1%; Analog Signal Source Impedance = 100ΩDifferential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer

on. Boldface limits apply for TA= TMIN to TMAX. All other limits TA= 25°C, unless otherwise noted. (1) (2) (3) (4)

_ADC10D1000 ADC10D1500 Units

Symbol Parameter Conditions (Limits)

Typ Lim Typ Lim

Resolution with No Missing Codes 10 10 bits

INL Integral Non-Linearity 1 MHz DC-coupled over-ranged ±0.65 ±1.4 ±0.65 ±1.4 LSB (max)

(Best fit) sine wave

DNL Differential Non-Linearity 1 MHz DC-coupled over-ranged ±0.25 ±0.5 ±0.25 ±0.55 LSB (max)

sine wave

VOFF Offset Error -2 -2 LSB

VOFF_ADJ Input Offset Adjustment Range Extended Control Mode ±45 ±45 mV

PFSE Positive Full-Scale Error (5) ±25 ±25 mV (max)

NFSE Negative Full-Scale Error (5) ±25 ±25 mV (max)

Out-of-Range Output Code (6) (VIN+) −(VIN−) > + Full Scale 1023 1023

(VIN+) −(VIN−) < −Full Scale 0 0

(1) The analog inputs, labeled "I/O", are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may

damage this device.

(2) To specify accuracy, it is required that VA, VTC, VEand VDR be well-bypassed. Each supply pin must be decoupled with separate bypass

capacitors.

(3) Typical figures are at TA= 25°C, and represent most likely parametric norms. Test limits are specified to AOQL (Average Outgoing

Quality Level).

(4) The maximum clock frequency for Non-Demux Mode is tested up to 1.0 GHz for both the ADC10D1000 and the ADC10D1500 and

specified by design and characterization up to 1.5 GHz for the ADC10D1500.

(5) Calculation of Full-Scale Error for this device assumes that the actual reference voltage is exactly its nominal value. Full-Scale Error for

this device, therefore, is a combination of Full-Scale Error and Reference Voltage Error. See Figure 4. For relationship between Gain

Error and Full-Scale Error, see Specification Definitions for Gain Error.

(6) This parameter is specified by design and is not tested in production.

Product Folder Links: ADC10D1000 ADC10D1500

I / O

GND

TO INTERNAL

CIRCUITRY

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Converter Electrical Characteristics – Dynamic Converter Characteristics

The following specifications apply after calibration for VA= VDR = VTC = VE= +1.9V; I- and Q-channels, AC-coupled, unused

channel terminated to AC ground, FSR Pin = High; CL= 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK =

1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =

3300Ω± 0.1%; Analog Signal Source Impedance = 100ΩDifferential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer

on. Boldface limits apply for TA= TMIN to TMAX. All other limits TA= 25°C, unless otherwise noted. (1) (2) (3) (4)

_ADC10D1000 ADC10D1500 Units

Symbol Parameter Conditions (Limits)

Typ Lim Typ Lim

FPBW Full Power Bandwidth Non-DES Mode 2.8 2.8 GHz

DES Mode 1.25 1.25 GHz

DESIQ Mode 1.75 1.75 GHz

Gain Flatness D.C. to Fs/2 ±0.35 ±0.4 dBFS

D.C. to Fs ±0.5 ±1.2 dBFS

CER Code Error Rate Error/Sam

10-18 10-18 ple

NPR Noise Power Ratio fc,notch = 325 MHz, 48 48 dB

Notch width = 5%

1:2 Demux Non-DES Mode

ENOB Effective Number of Bits AIN = 100 MHz @ -0.5 dBFS 9.1 9.0 bits

AIN = 248 MHz @ -0.5 dBFS 9.1 8.3 8.9 bits (min)

AIN = 373 MHz @ -0.5 dBFS 8.8 7.8 bits (min)

AIN = 498 MHz @ -0.5 dBFS 9.0 8.3 bits (min)

AIN = 748 MHz @ -0.5 dBFS 8.8 bits

SINAD Signal-to-Noise Plus Distortion AIN = 100 MHz @ -0.5 dBFS 56.5 56.1 dB

Ratio AIN = 248 MHz @ -0.5 dBFS 56.5 52 55.6 dB (min)

AIN = 373 MHz @ -0.5 dBFS 54.9 48.4 dB (min)

AIN = 498 MHz @ -0.5 dBFS 56 52 dB (min)

AIN = 748 MHz @ -0.5 dBFS 54.5 dB

SNR Signal-to-Noise Ratio AIN = 100 MHz @ -0.5 dBFS 57 56.8 dB

AIN = 248 MHz @ -0.5 dBFS 57 52.7 56.4 dB (min)

AIN = 373 MHz @ -0.5 dBFS 56.4 50 dB (min)

AIN = 498 MHz @ -0.5 dBFS 56.5 52.7 dB (min)

AIN = 748 MHz @ -0.5 dBFS 55 dB

(1) The analog inputs, labeled "I/O", are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may

damage this device.

(2) To specify accuracy, it is required that VA, VTC, VEand VDR be well-bypassed. Each supply pin must be decoupled with separate bypass

capacitors.

(3) Typical figures are at TA= 25°C, and represent most likely parametric norms. Test limits are specified to AOQL (Average Outgoing

Quality Level).

(4) The maximum clock frequency for Non-Demux Mode is tested up to 1.0 GHz for both the ADC10D1000 and the ADC10D1500 and

specified by design and characterization up to 1.5 GHz for the ADC10D1500.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Converter Electrical Characteristics – Dynamic Converter Characteristics (continued)

The following specifications apply after calibration for VA= VDR = VTC = VE= +1.9V; I- and Q-channels, AC-coupled, unused

channel terminated to AC ground, FSR Pin = High; CL= 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK =

1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =

3300Ω± 0.1%; Analog Signal Source Impedance = 100ΩDifferential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer

on. Boldface limits apply for TA= TMIN to TMAX. All other limits TA= 25°C, unless otherwise noted. (1) (2) (3) (4)

_ADC10D1000 ADC10D1500 Units

Symbol Parameter Conditions (Limits)

Typ Lim Typ Lim

THD Total Harmonic Distortion AIN = 100 MHz @ -0.5 dBFS -67 -65 dB

AIN = 248 MHz @ -0.5 dBFS -69 -60 -63 dB (max)

AIN = 373 MHz @ -0.5 dBFS -60 -53.6 dB (max)

AIN = 498 MHz @ -0.5 dBFS -66 -60 dB (max)

AIN = 748 MHz @ -0.5 dBFS -63 dB

2nd Harm Second Harmonic Distortion AIN = 100 MHz @ -0.5 dBFS -76 -76 dBc

AIN = 248 MHz @ -0.5 dBFS -71 -71 dBc

AIN = 373 MHz @ -0.5 dBFS -71 dBc

AIN = 498 MHz @ -0.5 dBFS -71 dBc

AIN = 748 MHz @ -0.5 dBFS -70 dBc

3rd Harm Third Harmonic Distortion AIN = 100 MHz @ -0.5 dBFS -70 -68 dBc

AIN = 248 MHz @ -0.5 dBFS -70 -72 dBc

AIN = 373 MHz @ -0.5 dBFS -63 dBc

AIN = 498 MHz @ -0.5 dBFS -69 dBc

AIN = 748 MHz @ -0.5 dBFS -65 dBc

SFDR Spurious-Free Dynamic Range AIN = 100 MHz @ -0.5 dBFS 70 68 dBc

AIN = 248 MHz @ -0.5 dBFS 66 57.9 68 dBc (min)

AIN = 373 MHz @ -0.5 dBFS 63 54 dBc (min)

AIN = 498 MHz @ -0.5 dBFS 66 57.9 dBc (min)

AIN = 748 MHz @ -0.5 dBFS 65 dBc

Non-Demux Non-DES Mode(4)

ENOB Effective Number of Bits AIN = 100 MHz @ -0.5 dBFS 9.1 9.1 bits

AIN = 248 MHz @ -0.5 dBFS 9.1 8.4 9.1 bits (min)

AIN = 373 MHz @ -0.5 dBFS 8.8 7.8 bits (min)

AIN = 498 MHz @ -0.5 dBFS 9.0 8.3 9.0 bits (min)

AIN = 748 MHz @ -0.5 dBFS bits

SINAD Signal-to-Noise Plus Distortion AIN = 100 MHz @ -0.5 dBFS 56.6 56.5 dB

Ratio AIN = 248 MHz @ -0.5 dBFS 56.5 52.6 56.5 dB (min)

AIN = 373 MHz @ -0.5 dBFS 54.5 48.4 dB (min)

AIN = 498 MHz @ -0.5 dBFS 56 52.0 56 dB (min)

AIN = 748 MHz @ -0.5 dBFS dB

SNR Signal-to-Noise Ratio AIN = 100 MHz @ -0.5 dBFS 57 57 dB

AIN = 248 MHz @ -0.5 dBFS 57 53.5 57 dB (min)

AIN = 373 MHz @ -0.5 dBFS 55.5 50 dB (min)

AIN = 498 MHz @ -0.5 dBFS 56.5 52.7 56.5 dB (min)

AIN = 748 MHz @ -0.5 dBFS dB

THD Total Harmonic Distortion AIN = 100 MHz @ -0.5 dBFS -67 -67 dB

AIN = 248 MHz @ -0.5 dBFS -66 -60 -66 dB (max)

AIN = 373 MHz @ -0.5 dBFS −60 −53.6 dB (max)

AIN = 498 MHz @ -0.5 dBFS -66 -60 -66 dB (max)

AIN = 748 MHz @ -0.5 dBFS dB

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Converter Electrical Characteristics – Dynamic Converter Characteristics (continued)

The following specifications apply after calibration for VA= VDR = VTC = VE= +1.9V; I- and Q-channels, AC-coupled, unused

channel terminated to AC ground, FSR Pin = High; CL= 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK =

1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =

3300Ω± 0.1%; Analog Signal Source Impedance = 100ΩDifferential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer

on. Boldface limits apply for TA= TMIN to TMAX. All other limits TA= 25°C, unless otherwise noted. (1) (2) (3) (4)

_ADC10D1000 ADC10D1500 Units

Symbol Parameter Conditions (Limits)

Typ Lim Typ Lim

2nd Harm Second Harmonic Distortion AIN = 100 MHz @ -0.5 dBFS -85 -85 dBc

AIN = 248 MHz @ -0.5 dBFS -71 -71 dBc

AIN = 373 MHz @ -0.5 dBFS dBc

AIN = 498 MHz @ -0.5 dBFS -71 -71 dBc

AIN = 748 MHz @ -0.5 dBFS dBc

3rd Harm Third Harmonic Distortion AIN = 100 MHz @ -0.5 dBFS -68 -68 dBc

AIN = 248 MHz @ -0.5 dBFS -70 -70 dBc

AIN = 373 MHz @ -0.5 dBFS dBc

AIN = 498 MHz @ -0.5 dBFS -70 -70 dBc

AIN = 748 MHz @ -0.5 dBFS dBc

SFDR Spurious-Free Dynamic Range AIN = 100 MHz @ -0.5 dBFS 68 68 dBc

AIN = 248 MHz @ -0.5 dBFS 66 59 66 dBc (min)

AIN = 373 MHz @ -0.5 dBFS 63 54 dBc (min)

AIN = 498 MHz @ -0.5 dBFS 66 57.9 66 dBc (min)

AIN = 748 MHz @ -0.5 dBFS dBc

DES Mode (Demux and Non-Demux Modes, Q-input only)

ENOB Effective Number of Bits AIN = 100 MHz @ -0.5 dBFS 8.6 8.9 bits

AIN = 248 MHz @ -0.5 dBFS 8.5 8.7 bits

AIN = 373 MHz @ -0.5 dBFS 8.5 bits

AIN = 498 MHz @ -0.5 dBFS 8.4 bits

AIN = 748 MHz @ -0.5 dBFS 8.3 bits

SINAD Signal-to-Noise Plus Distortion AIN = 100 MHz @ -0.5 dBFS 53.6 55.5 dB

Ratio AIN = 248 MHz @ -0.5 dBFS 52.9 53.9 dB

AIN = 373 MHz @ -0.5 dBFS 52.7 dB

AIN = 498 MHz @ -0.5 dBFS 52.3 dB

AIN = 748 MHz @ -0.5 dBFS 51.7 dB

SNR Signal-to-Noise Ratio AIN = 100 MHz @ -0.5 dBFS 53.8 55.9 dB

AIN = 248 MHz @ -0.5 dBFS 53.3 54.6 dB

AIN = 373 MHz @ -0.5 dBFS 53.8 dB

AIN = 498 MHz @ -0.5 dBFS 52.7 dB

AIN = 748 MHz @ -0.5 dBFS 52.1 dB

THD Total Harmonic Distortion AIN = 100 MHz @ -0.5 dBFS -67 -66 dB

AIN = 248 MHz @ -0.5 dBFS -64 -62 dB

AIN = 373 MHz @ -0.5 dBFS -59 dB

AIN = 498 MHz @ -0.5 dBFS -63 dB

AIN = 748 MHz @ -0.5 dBFS -62 dB

2nd Harm Second Harmonic Distortion AIN = 100 MHz @ -0.5 dBFS -77 -80 dBc

AIN = 248 MHz @ -0.5 dBFS -66 -66 dBc

AIN = 373 MHz @ -0.5 dBFS -64 dBc

AIN = 498 MHz @ -0.5 dBFS -66 dBc

AIN = 748 MHz @ -0.5 dBFS -70 dBc

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Converter Electrical Characteristics – Dynamic Converter Characteristics (continued)

The following specifications apply after calibration for VA= VDR = VTC = VE= +1.9V; I- and Q-channels, AC-coupled, unused

channel terminated to AC ground, FSR Pin = High; CL= 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK =

1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =

3300Ω± 0.1%; Analog Signal Source Impedance = 100ΩDifferential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer

on. Boldface limits apply for TA= TMIN to TMAX. All other limits TA= 25°C, unless otherwise noted. (1) (2) (3) (4)

_ADC10D1000 ADC10D1500 Units

Symbol Parameter Conditions (Limits)

Typ Lim Typ Lim

3rd Harm Third Harmonic Distortion AIN = 100 MHz @ -0.5 dBFS -69 -67 dBc

AIN = 248 MHz @ -0.5 dBFS -65 -70 dBc

AIN = 373 MHz @ -0.5 dBFS -62 dBc

AIN = 498 MHz @ -0.5 dBFS -63 dBc

AIN = 748 MHz @ -0.5 dBFS -62 dBc

SFDR Spurious-Free Dynamic Range AIN = 100 MHz @ -0.5 dBFS 59.3 67 dBc

AIN = 248 MHz @ -0.5 dBFS 58.9 62 dBc

AIN = 373 MHz @ -0.5 dBFS 60 dBc

AIN = 498 MHz @ -0.5 dBFS 57.4 dBc

AIN = 748 MHz @ -0.5 dBFS 59 dBc

Product Folder Links: ADC10D1000 ADC10D1500

I / O

GND

TO INTERNAL

CIRCUITRY

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Converter Electrical Characteristics – Analog Input/Output and Reference Characteristics

The following specifications apply after calibration for VA= VDR = VTC = VE= +1.9V; I- and Q-channels, AC-coupled, unused

channel terminated to AC ground, FSR Pin = High; CL= 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK =

1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =

3300Ω± 0.1%; Analog Signal Source Impedance = 100ΩDifferential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer

on. Boldface limits apply for TA= TMIN to TMAX. All other limits TA= 25°C, unless otherwise noted. (1) (2) (3) (4)

_ADC10D1000 ADC10D1500 Units

Symbol Parameter Conditions (Limits)

Typ Lim Typ Lim

Analog Inputs

VIN_FSR Analog Differential Input Full Scale Non-Extended Control Mode

Range FSR Pin Low mVP-P

540 540 (min)

600 600 mVP-P

660 660 (max)

FSR Pin High mVP-P

720 720 (min)

790 790 mVP-P

860 860 (max)

Extended Control Mode

FM(14:0) = 0000h600 600 mVP-P

FM(14:0) = 4000h(default) 790 790 mVP-P

FM(14:0) = 7FFFh980 980 mVP-P

CIN Analog Input Capacitance, Differential 0.02 0.02 pF

Non-DES Mode (5) Each input pin to ground 1.6 1.6 pF

Analog Input Capacitance, Differential 0.08 0.08 pF

DES Mode (5) Each input pin to ground 2.2 2.2 pF

RIN Differential Input Resistance 96 93 Ω(min)

100 100

104 107 Ω(max)

Common Mode Output

VCMO Common Mode Output Voltage ICMO = ±100 µA 1.15 1.15 V (min)

1.25 1.25

1.35 1.35 V (max)

TC_VCMO Common Mode Output Voltage ICMO = ±100 µA 38 38 ppm/°C

Temperature Coefficient

VCMO_LVL VCMO input threshold to set 0.63 0.63 V

DC-coupling Mode

CL_VCMO Maximum VCMO Load Capacitance (5) 80 80 pF

(1) The analog inputs, labeled "I/O", are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may

damage this device.

(2) To specify accuracy, it is required that VA, VTC, VEand VDR be well-bypassed. Each supply pin must be decoupled with separate bypass

capacitors.

(3) Typical figures are at TA= 25°C, and represent most likely parametric norms. Test limits are specified to AOQL (Average Outgoing

Quality Level).

(4) The maximum clock frequency for Non-Demux Mode is tested up to 1.0 GHz for both the ADC10D1000 and the ADC10D1500 and

specified by design and characterization up to 1.5 GHz for the ADC10D1500.

(5) This parameter is specified by design and is not tested in production.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Converter Electrical Characteristics – Analog Input/Output and Reference

Characteristics (continued)

The following specifications apply after calibration for VA= VDR = VTC = VE= +1.9V; I- and Q-channels, AC-coupled, unused

channel terminated to AC ground, FSR Pin = High; CL= 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK =

1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =

3300Ω± 0.1%; Analog Signal Source Impedance = 100ΩDifferential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer

on. Boldface limits apply for TA= TMIN to TMAX. All other limits TA= 25°C, unless otherwise noted. (1) (2) (3) (4)

_ADC10D1000 ADC10D1500 Units

Symbol Parameter Conditions (Limits)

Typ Lim Typ Lim

Bandgap Reference

VBG Bandgap Reference Output IBG = ±100 µA 1.15 1.15 V (min)

1.25 1.25

Voltage 1.35 1.35 V (max)

TC_VBG Bandgap Reference Voltage IBG = ±100 µA 32 32 ppm/°C

Temperature Coefficient

CL_VBG Maximum Bandgap Reference (5) 80 80 pF

load Capacitance

Product Folder Links: ADC10D1000 ADC10D1500

I / O

GND

TO INTERNAL

CIRCUITRY

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Converter Electrical Characteristics – I-Channel to Q-Channel Characteristics

The following specifications apply after calibration for VA= VDR = VTC = VE= +1.9V; I- and Q-channels, AC-coupled, unused

channel terminated to AC ground, FSR Pin = High; CL= 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK =

1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =

3300Ω± 0.1%; Analog Signal Source Impedance = 100ΩDifferential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer

on. Boldface limits apply for TA= TMIN to TMAX. All other limits TA= 25°C, unless otherwise noted. (1) (2) (3) (4)

_ADC10D1000 ADC10D1500 Units

Symbol Parameter Conditions (Limits)

Typ Lim Typ Lim

Offset Match 2 2 LSB

Positive Full-Scale Match Zero offset selected in 2 2 LSB

Control Register

Negative Full-Scale Match Zero offset selected in 2 2 LSB

Control Register

Phase Matching (I, Q) fIN = 1.0 GHz < 1 < 1 Degree

X-TALK Crosstalk from I-channel Aggressor = 867 MHz F.S. −70 −70 dB

(Aggressor) to Q-channel (Victim) Victim = 100 MHz F.S.

Crosstalk from Q-channel Aggressor = 867 MHz F.S. −70 −70 dB

(Aggressor) to I-channel (Victim) Victim = 100 MHz F.S.

(1) The analog inputs, labeled "I/O", are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may

damage this device.

(2) To specify accuracy, it is required that VA, VTC, VEand VDR be well-bypassed. Each supply pin must be decoupled with separate bypass

capacitors.

(3) Typical figures are at TA= 25°C, and represent most likely parametric norms. Test limits are specified to AOQL (Average Outgoing

Quality Level).

(4) The maximum clock frequency for Non-Demux Mode is tested up to 1.0 GHz for both the ADC10D1000 and the ADC10D1500 and

specified by design and characterization up to 1.5 GHz for the ADC10D1500.

Product Folder Links: ADC10D1000 ADC10D1500

I / O

GND

TO INTERNAL

CIRCUITRY

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Converter Electrical Characteristics – Sampling Clock Characteristics

The following specifications apply after calibration for VA= VDR = VTC = VE= +1.9V; I- and Q-channels, AC-coupled, unused

channel terminated to AC ground, FSR Pin = High; CL= 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK =

1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =

3300Ω± 0.1%; Analog Signal Source Impedance = 100ΩDifferential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer

on. Boldface limits apply for TA= TMIN to TMAX. All other limits TA= 25°C, unless otherwise noted. (1) (2) (3) (4)

_ADC10D1000 ADC10D1500 Units

Symbol Parameter Conditions (Limits)

Typ Lim Typ Lim

VIN_CLK Differential Sampling Clock Input Sine Wave Clock 0.4 0.4 VP-P (min)

0.6 0.6

Level (5) Differential Peak-to-Peak 2.0 2.0 VP-P (max)

Square Wave Clock 0.4 0.4 VP-P (min)

0.6 0.6

Differential Peak-to-Peak 2.0 2.0 VP-P (max)

CIN_CLK Sampling Clock Input Capacitance Differential 0.1 0.1 pF

(6) Each input to ground 1 1 pF

RIN_CLK Sampling Clock Differential Input 100 100 Ω

Resistance

(1) The analog inputs, labeled "I/O", are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may

damage this device.

(2) To specify accuracy, it is required that VA, VTC, VEand VDR be well-bypassed. Each supply pin must be decoupled with separate bypass

capacitors.

(3) Typical figures are at TA= 25°C, and represent most likely parametric norms. Test limits are specified to AOQL (Average Outgoing

Quality Level).

(4) The maximum clock frequency for Non-Demux Mode is tested up to 1.0 GHz for both the ADC10D1000 and the ADC10D1500 and

specified by design and characterization up to 1.5 GHz for the ADC10D1500.

(5) This parameter is specified by design and/or characterization and is not tested in production.

(6) This parameter is specified by design and is not tested in production.

Product Folder Links: ADC10D1000 ADC10D1500

I / O

GND

TO INTERNAL

CIRCUITRY

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Converter Electrical Characteristics – Digital Control and Output Pin Characteristics

The following specifications apply after calibration for VA= VDR = VTC = VE= +1.9V; I- and Q-channels, AC-coupled, unused

channel terminated to AC ground, FSR Pin = High; CL= 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK =

1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =

3300Ω± 0.1%; Analog Signal Source Impedance = 100ΩDifferential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer

on. Boldface limits apply for TA= TMIN to TMAX. All other limits TA= 25°C, unless otherwise noted. (1) (2) (3) (4)

_ADC10D1000 ADC10D1500 Units

Symbol Parameter Conditions (Limits)

Typ Lim Typ Lim

Digital Control Pins (DES, CalDly, CAL, PDI, PDQ, TPM, NDM, FSR, DDRPh, ECE, SCLK, SDI, SCS)

VIH Logic High Input Voltage 0.7×VA0.7×VAV (min)

VIL Logic Low Input Voltage 0.3×VA0.3×VAV (max)

IIH Input Leakage Current; 0.02 0.02 μA

VIN = VA

IIL Input Leakage Current; FSR, CalDly, CAL, NDM, TPM, -0.02 -0.02 μA

VIN = GND DDRPh, DES

SCS, SCLK, SDI -17 -17 μA

PDI, PDQ, ECE -38 -38 μA

CIN_DIG Digital Control Pin Input Measured from each control pin to

Capacitance GND 1.5 1.5 pF

(5)

Digital Output Pins (Data, DCLKI, DCLKQ, ORI, ORQ)

VOD LVDS Differential Output Voltage VBG = Floating, OVS = High mVP-P

375 375 (min)

560 560 mVP-P

750 750 (max)

VBG = Floating, OVS = Low mVP-P

260 260 (min)

400 400 mVP-P

560 560 (max)

VBG = VA, OVS = High 600 600 mVP-P

VBG = VA, OVS = Low 440 440 mVP-P

ΔVO DIFF Change in LVDS Output Swing ±1 ±1 mV

Between Logic Levels

VOS Output Offset Voltage VBG = Floating 0.8 0.8 V

VBG = VA1.2 1.2 V

ΔVOS Output Offset Voltage Change ±1 ±1 mV

Between Logic Levels

(1) The analog inputs, labeled "I/O", are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may

damage this device.

(2) To specify accuracy, it is required that VA, VTC, VEand VDR be well-bypassed. Each supply pin must be decoupled with separate bypass

capacitors.

(3) Typical figures are at TA= 25°C, and represent most likely parametric norms. Test limits are specified to AOQL (Average Outgoing

Quality Level).

(4) The maximum clock frequency for Non-Demux Mode is tested up to 1.0 GHz for both the ADC10D1000 and the ADC10D1500 and

specified by design and characterization up to 1.5 GHz for the ADC10D1500.

(5) This parameter is specified by design and is not tested in production.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Converter Electrical Characteristics – Digital Control and Output Pin

Characteristics (continued)

The following specifications apply after calibration for VA= VDR = VTC = VE= +1.9V; I- and Q-channels, AC-coupled, unused

channel terminated to AC ground, FSR Pin = High; CL= 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK =

1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =

3300Ω± 0.1%; Analog Signal Source Impedance = 100ΩDifferential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer

on. Boldface limits apply for TA= TMIN to TMAX. All other limits TA= 25°C, unless otherwise noted. (1) (2) (3) (4)

_ADC10D1000 ADC10D1500 Units

Symbol Parameter Conditions (Limits)

Typ Lim Typ Lim

IOS Output Short Circuit Current VBG = Floating; ±4 ±4 mA

D+ and D−connected to 0.8V

ZODifferential Output Impedance 100 100 Ω

VOH Logic High Output Level CalRun, SDO 1.65 1.5 1.65 1.5 V

IOH =−400 µA (6)

VOL Logic Low Output Level CalRun, SDO 0.15 0.3 0.15 0.3 V

IOL = 400 µA (6)

Differential DCLK Reset Pins (DCLK_RST)

VCMI_DRST DCLK_RST Common Mode Input 1.25±0. 1.25±0. V

Voltage 15 15

VID_DRST Differential DCLK_RST Input VIN_CLK VIN_CLK VP-P

Voltage

RIN_DRST Differential DCLK_RST Input (5) 100 100 Ω

Resistance

(6) This parameter is specified by design and/or characterization and is not tested in production.

Product Folder Links: ADC10D1000 ADC10D1500

I / O

GND

TO INTERNAL

CIRCUITRY

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Converter Electrical Characteristics – Power Supply Characteristics

The following specifications apply after calibration for VA= VDR = VTC = VE= +1.9V; I- and Q-channels, AC-coupled, unused

channel terminated to AC ground, FSR Pin = High; CL= 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK =

1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =

3300Ω± 0.1%; Analog Signal Source Impedance = 100ΩDifferential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer

on. Boldface limits apply for TA= TMIN to TMAX. All other limits TA= 25°C, unless otherwise noted. (1) (2) (3) (4)

_ADC10D1000 ADC10D1500 Units

Symbol Parameter Conditions (Limits)

Typ Lim Typ Lim

IAAnalog Supply Current 1:2 Demux Mode

PDI = PDQ = Low 895 985 1170 mA (max)

PDI = Low; PDQ = High 510 645 mA

PDI = High; PDQ = Low 510 645 mA

PDI = PDQ = High 2 2 mA

Non-Demux Mode (4)

PDI = PDQ = Low 895 985 1095 mA (max)

PDI = Low; PDQ = High 510 600 mA

PDI = High; PDQ = Low 510 600 mA

PDI = PDQ = High 2 2 mA

ITC Track-and-Hold and Clock Supply 1:2 Demux Mode

Current PDI = PDQ = Low 360 400 425 mA (max)

PDI = Low; PDQ = High 220 260 mA

PDI = High; PDQ = Low 220 260 mA

PDI = PDQ = High 1 1.5 mA

Non-Demux Mode (4)

PDI = PDQ = Low 360 400 370 mA (max)

PDI = Low; PDQ = High 220 225 mA

PDI = High; PDQ = Low 220 225 mA

PDI = PDQ = High 1 1.5 mA

(1) The analog inputs, labeled "I/O", are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may

damage this device.

(2) To specify accuracy, it is required that VA, VTC, VEand VDR be well-bypassed. Each supply pin must be decoupled with separate bypass

capacitors.

(3) Typical figures are at TA= 25°C, and represent most likely parametric norms. Test limits are specified to AOQL (Average Outgoing

Quality Level).

(4) The maximum clock frequency for Non-Demux Mode is tested up to 1.0 GHz for both the ADC10D1000 and the ADC10D1500 and

specified by design and characterization up to 1.5 GHz for the ADC10D1500.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Converter Electrical Characteristics – Power Supply Characteristics (continued)

The following specifications apply after calibration for VA= VDR = VTC = VE= +1.9V; I- and Q-channels, AC-coupled, unused

channel terminated to AC ground, FSR Pin = High; CL= 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK =

1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =

3300Ω± 0.1%; Analog Signal Source Impedance = 100ΩDifferential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer

on. Boldface limits apply for TA= TMIN to TMAX. All other limits TA= 25°C, unless otherwise noted. (1) (2) (3) (4)

_ADC10D1000 ADC10D1500 Units

Symbol Parameter Conditions (Limits)

Typ Lim Typ Lim

IDR Output Driver Supply Current 1:2 Demux Mode

PDI = PDQ = Low 210 260 220 mA (max)

PDI = Low; PDQ = High 115 120 mA

PDI = High; PDQ = Low 115 120 mA

PDI = PDQ = High 10 15 µA

Non-Demux Mode (4)

PDI = PDQ = Low 135 170 125 mA (max)

PDI = Low; PDQ = High 80 75 mA

PDI = High; PDQ = Low 80 75 mA

PDI = PDQ = High 10 15 µA

IEDigital Encoder Supply Current 1:2 Demux Mode

PDI = PDQ = Low 60 100 100 mA (max)

PDI = Low; PDQ = High 35 50 mA

PDI = High; PDQ = Low 35 50 mA

PDI = PDQ = High 10 70 µA

Non-Demux Mode (4)

PDI = PDQ = Low 68 100 65 mA (max)

PDI = Low; PDQ = High 40 40 mA

PDI = High; PDQ = Low 40 40 mA

PDI = PDQ = High 10 70 µA

ITOTAL Total Supply Current 1:2 Demux Mode 1525 1745 1915 2092 mA (max)

PDI = PDQ = Low

PCPower Consumption 1:2 Demux Mode

PDI = PDQ = Low 2.90 3.31 3.64 3.98 W (max)

PDI = Low; PDQ = High 1.66 2.00 W

PDI = High; PDQ = Low 1.66 2.00 W

PDI = PDQ = High 6 7 mW

Non-Demux Mode (4)

PDI = PDQ = Low 2.77 3.14 3.14 W (max)

PDI = Low; PDQ = High 1.61 1.68 W

PDI = High; PDQ = Low 1.61 1.68 W

PDI = PDQ = High 6 7 mW

Product Folder Links: ADC10D1000 ADC10D1500

I / O

GND

TO INTERNAL

CIRCUITRY

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Converter Electrical Characteristics – AC Electrical Characteristics

The following specifications apply after calibration for VA= VDR = VTC = VE= +1.9V; I- and Q-channels, AC-coupled, unused

channel terminated to AC ground, FSR Pin = High; CL= 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK =

1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =

3300Ω± 0.1%; Analog Signal Source Impedance = 100ΩDifferential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer

on. Boldface limits apply for TA= TMIN to TMAX. All other limits TA= 25°C, unless otherwise noted. (1) (2) (3) (4)

_ADC10D1000 ADC10D1500 Units

Symbol Parameter Conditions (Limits)

Typ Lim Typ Lim

Sampling Clock (CLK)

fCLK (max) Maximum Sampling Clock 1.0 1.5 GHz (min)

Frequency

fCLK (min) Minimum Sampling Clock Non-DES Mode 200 200 MHz

Frequency DES Mode 250 250 MHz

Sampling Clock Duty Cycle fCLK(min) ≤fCLK ≤fCLK(max) 20 20 % (min)

50 50

(5) 80 80 % (max)

tCL Sampling Clock Low Time (6) 500 200 333 133 ps (min)

tCH Sampling Clock High Time (6) 500 200 333 133 ps (min)

Data Clock (DCLKI, DCLKQ)

DCLK Duty Cycle (6) 45 45 % (min)

50 50

55 55 % (max)

tSR Setup Time DCLK_RST± (5) 45 45 ps

tHR Hold Time DCLK_RST± (5) 45 45 ps

tPWR Pulse Width DCLK_RST± (6) Sampling

Clock

5 5 Cycles

(min)

tSYNC_DLY DCLK Synchronization Delay 90° Mode (6) 4 4 Sampling

Clock

0° Mode (6) 5 5 Cycles

tLHT Differential Low-to-High Transition 10%-to-90%, CL= 2.5 pF 220 220 ps

Time

tHLT Differential High-to-Low Transition 10%-to-90%, CL= 2.5 pF 220 220 ps

Time

tSU Data-to-DCLK Setup Time 90° Mode (6) 850 545 ps

tHDCLK-to-Data Hold Time 90° Mode (6) 850 570 ps

(1) The analog inputs, labeled "I/O", are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may

damage this device.

(2) To specify accuracy, it is required that VA, VTC, VEand VDR be well-bypassed. Each supply pin must be decoupled with separate bypass

capacitors.

(3) Typical figures are at TA= 25°C, and represent most likely parametric norms. Test limits are specified to AOQL (Average Outgoing

Quality Level).

(4) The maximum clock frequency for Non-Demux Mode is tested up to 1.0 GHz for both the ADC10D1000 and the ADC10D1500 and

specified by design and characterization up to 1.5 GHz for the ADC10D1500.

(5) This parameter is specified by design and/or characterization and is not tested in production.

(6) This parameter is specified by design and is not tested in production.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Converter Electrical Characteristics – AC Electrical Characteristics (continued)

The following specifications apply after calibration for VA= VDR = VTC = VE= +1.9V; I- and Q-channels, AC-coupled, unused

channel terminated to AC ground, FSR Pin = High; CL= 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK =

1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =

3300Ω± 0.1%; Analog Signal Source Impedance = 100ΩDifferential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer

on. Boldface limits apply for TA= TMIN to TMAX. All other limits TA= 25°C, unless otherwise noted. (1) (2) (3) (4)

_ADC10D1000 ADC10D1500 Units

Symbol Parameter Conditions (Limits)

Typ Lim Typ Lim

tOSK DCLK-to-Data Output Skew 50% of DCLK transition to 50% of ±50 ±50 ps (max)

Data transition (6)

Data Input-to-Output

tAD Aperture Delay Sampling CLK+ Rise to 1.1 1.1 ns

Acquisition of Data

tAJ Aperture Jitter 0.2 0.2 ps (rms)

tOD Sampling Clock-to Data Output 50% of Sampling Clock transition 2.4 2.4 ns

Delay (in addition to Latency) to 50% of Data transition

tLAT Latency in 1:2 Demux Non-DES DI, DQ Outputs 34 34

Mode (6) DId, DQd Outputs 35 35

Latency in 1:4 Demux DES Mode DI Outputs 34 34

(6) DQ Outputs 34.5 34.5 Sampling

DId Outputs 35 35 Clock

DQd Outputs 35.5 35.5 Cycles

Latency in Non-Demux Non-DES DI Outputs 34 34

Mode (6) DQ Outputs 34 34

Latency in Non-Demux DES Mode DI Outputs 34 34

(6) DQ Outputs 34.5 34.5

tORR Over Range Recovery Time Differential VIN step from ±1.2V to Sampling

0V to accurate conversion 1 1 Clock

Cycle

tWU Wake-Up Time (PDI/PDQ low to Non-DES Mode (6) 500 500 ns

Rated Accuracy Conversion) DES Mode (6) 1 1 µs

Serial Port Interface

fSCLK Serial Clock Frequency (6) 15 15 MHz

Serial Clock Low Time 30 30 ns (min)

Serial Clock High Time 30 30 ns (min)

tSSU Serial Data-to-Serial Clock Rising (6) 2.5 2.5 ns (min)

Setup Time

tSH Serial Data-to-Serial Clock Rising (7) 1 1 ns (min)

Hold Time

tSCS SCS-to-Serial Clock Rising Setup 2.5 2.5 ns

Time

tHCS SCS-to-Serial Clock Falling Hold 1.5 1.5 ns

Time

tBSU Bus turn-around time 10 10 ns

(7) This parameter is specified by design and is not tested in production.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Converter Electrical Characteristics – AC Electrical Characteristics (continued)

The following specifications apply after calibration for VA= VDR = VTC = VE= +1.9V; I- and Q-channels, AC-coupled, unused

channel terminated to AC ground, FSR Pin = High; CL= 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK =

1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =

3300Ω± 0.1%; Analog Signal Source Impedance = 100ΩDifferential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer

on. Boldface limits apply for TA= TMIN to TMAX. All other limits TA= 25°C, unless otherwise noted. (1) (2) (3) (4)

_ADC10D1000 ADC10D1500 Units

Symbol Parameter Conditions (Limits)

Typ Lim Typ Lim

Calibration

tCAL Calibration Cycle Time Non-ECM 2.4·1072.4·107Sampling

Clock

ECM CSS = 0b2.3·107

2.3·107Cycles

ECM; CSS = 1b

CMS(1:0) = 00b0.8·1070.8·107Sampling

CMS(1:0) = 01b1.5·1071.5·107Clock

Cycles

CMS(1:0) = 10b(ECM default) 2.4·1072.4·107

tCAL_L CAL Pin Low Time (8) Clock

1280 1280 Cycles

(min)

tCAL_H CAL Pin High Time (8) Clock

1280 1280 Cycles

(min)

Calibration delay determined by CalDly = Low 224 224 Clock

tCalDly CalDly Pin (8) Cycles

CalDly = High 230 230 (max)

(8) This parameter is specified by design and is not tested in production.

Specification Definitions

APERTURE (SAMPLING) DELAY is the amount of delay, measured from the sampling edge of the CLK input,

after which the signal present at the input pin is sampled inside the device.

APERTURE JITTER (tAJ)is the variation in aperture delay from sample-to-sample. Aperture jitter can be

effectively considered as noise at the input.

CODE ERROR RATE (CER) is the probability of error and is defined as the probable number of word errors on

the ADC output per unit of time divided by the number of words seen in that amount of time. A CER of 10-18

corresponds to a statistical error in one word about every 31.7 years.

CLOCK DUTY CYCLE is the ratio of the time that the clock waveform is at a logic high to the total time of one

clock period.

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1

LSB. It is measured at the relevant sample rate, fCLK, with fIN = 1MHz sine wave.

EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise

and Distortion Ratio, or SINAD. ENOB is defined as (SINAD −1.76) / 6.02 and states that the converter is

equivalent to a perfect ADC of this many (ENOB) number of bits.

FULL POWER BANDWIDTH (FPBW) is a measure of the frequency at which the reconstructed output

fundamental drops to 3 dB below its low frequency value for a full-scale input.

GAIN ERROR is the deviation from the ideal slope of the transfer function. It can be calculated from Offset and

Full-Scale Errors. The Positive Gain Error is the Offset Error minus the Positive Full-Scale Error. The Negative

Gain Error is the Negative Full-Scale Error minus the Offset Error. The Gain Error is the Negative Full-Scale

Error minus the Positive Full-Scale Error; it is also equal to the Positive Gain Error plus the Negative Gain Error.

INTEGRAL NON-LINEARITY (INL) is a measure of worst case deviation of the ADC transfer function from an

ideal straight line drawn through the ADC transfer function. The deviation of any given code from this straight line

is measured from the center of that code value step. The best fit method is used.

Product Folder Links: ADC10D1000 ADC10D1500

VD+

VD-

VOS

GND ½×VOD = | VD+ - VD- |

½×VOD

VD-

VD+

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

LSB (LEAST SIGNIFICANT BIT) is the bit that has the smallest value or weight of all bits. This value is

VFS / 2N(1)

where VFS is the differential full-scale amplitude VIN_FSR as set by the FSR input and "N" is the ADC resolution in

bits, which is 10 for the ADC10D1000/1500.

LOW VOLTAGE DIFFERENTIAL SIGNALING (LVDS) DIFFERENTIAL OUTPUT VOLTAGE (VID and VOD)is

two times the absolute value of the difference between the VD+ and VD- signals; each signal measured with

respect to Ground. VOD peak is VOD,P= (VD+-VD-) and VOD peak-to-peak is VOD,P-P= 2*(VD+-VD-); for this

product, the VOD is measured peak-to-peak.

Figure 3. LVDS Output Signal Levels

LVDS OUTPUT OFFSET VOLTAGE (VOS)is the midpoint between the D+ and D- pins output voltage with

respect to ground; i.e., [(VD+) +( VD-)]/2. See Figure 3.

MISSING CODES are those output codes that are skipped and will never appear at the ADC outputs. These

codes cannot be reached with any input value.

MSB (MOST SIGNIFICANT BIT) is the bit that has the largest value or weight. Its value is one half of full scale.

NEGATIVE FULL-SCALE ERROR (NFSE) is a measure of how far the first code transition is from the ideal 1/2

LSB above a differential −VIN/2 with the FSR pin low. For the ADC10D1000/1500 the reference voltage is

assumed to be ideal, so this error is a combination of full-scale error and reference voltage error.

NOISE POWER RATIO (NPR) is the ratio of the sum of the power inside the notched bins to the sum of the

power in an equal number of bins outside the notch, expressed in dB. NPR is similar to, but more complete than

intermodulation distortion measurements.

OFFSET ERROR (VOFF)is a measure of how far the mid-scale point is from the ideal zero voltage differential

input.

Offset Error = Actual Input causing average of 8k samples to result in an average code of 511.5.

OUTPUT DELAY (tOD)is the time delay (in addition to Latency) after the rising edge of CLK+ before the data

update is present at the output pins.

OVER-RANGE RECOVERY TIME is the time required after the differential input voltages goes from ±1.2V to 0V

for the converter to recover and make a conversion with its rated accuracy.

PIPELINE DELAY (LATENCY) is the number of input clock cycles between initiation of conversion and when

that data is presented to the output driver stage. The data lags the conversion by the Latency plus the tOD.

POSITIVE FULL-SCALE ERROR (PFSE) is a measure of how far the last code transition is from the ideal 1-1/2

LSB below a differential +VIN/2. For the ADC10D1000/1500 the reference voltage is assumed to be ideal, so this

error is a combination of full-scale error and reference voltage error.

SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the fundamental for a single-

tone to the rms value of the sum of all other spectral components below one-half the sampling frequency, not

including harmonics or DC.

Product Folder Links: ADC10D1000 ADC10D1500

THD = 20 x log + . . . + AAf22

f102

Af12

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

SIGNAL TO NOISE PLUS DISTORTION (S/(N+D) or SINAD) is the ratio, expressed in dB, of the rms value of

the fundamental for a single-tone to the rms value of all of the other spectral components below half the input

clock frequency, including harmonics but excluding DC.

SPURIOUS-FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the rms values of the

input signal at the output and the peak spurious signal, where a spurious signal is any signal present in the

output spectrum that is not present at the input, excluding DC.

θJA is the thermal resistance between the junction to ambient.

θJC1 represents the thermal resistance between the die and the exposed metal area on the top of the HSBGA

package.

θJC2 represents the thermal resistance between the die and the center group of balls on the bottom of the

HSBGA package.

TOTAL HARMONIC DISTORTION (THD) is the ratio expressed in dB, of the rms total of the first nine harmonic

levels at the output to the level of the fundamental at the output. THD is calculated as

(2)

where Af1 is the RMS power of the fundamental (output) frequency and Af2 through Af10 are the RMS power of

the first 9 harmonic frequencies in the output spectrum.

– Second Harmonic Distortion (2nd Harm) is the difference, expressed in dB, between the RMS power in the

input frequency seen at the output and the power in its 2nd harmonic level at the output.

– Third Harmonic Distortion (3rd Harm) is the difference expressed in dB between the RMS power in the input

frequency seen at the output and the power in its 3rd harmonic level at the output.

Product Folder Links: ADC10D1000 ADC10D1500

ACTUAL

POSITIVE

FULL-SCALE

TRANSITION

-VIN/2

ACTUAL NEGATIVE

FULL-SCALE TRANSITION

11 1111 1111 (1023)

11 1111 1110 (1022)

11 1111 1101 (1021)

MID-SCALE

TRANSITION

(VIN+) < (VIN-) (VIN+) > (VIN-)

0.0V

Differential Analog Input Voltage (+VIN/2) - (-VIN/2)

Output

Code

OFFSET

ERROR

10 0000 0000 (512)

01 1111 1111 (511)

IDEAL

POSITIVE

FULL-SCALE

TRANSITION

POSITIVE

FULL-SCALE

ERROR

NEGATIVE

FULL-SCALE

ERROR

IDEAL NEGATIVE

FULL-SCALE TRANSITION

+VIN/2

00 0000 0000 (0)

00 0000 0001 (1)

00 0000 0010 (2)

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Transfer Characteristic

Figure 4. Input / Output Transfer Characteristic

Product Folder Links: ADC10D1000 ADC10D1500

tOD

tAD

Sample N

Sample N+1

Sample N-1

VINQ+/-

CLK+

DCLKQ+/-

(0° Phase)

DQ Sample N-35

Sample N-36

tOSK

Sample N-34 Sample N-33

Sample N-37

tOD

tAD

Sample N

Sample N+1

DId

Sample N-1

VINI+/-

CLK+

DCLKI+/-

(0° Phase)

DId, DI Sample N-35 and Sample N-34

Sample N-37 and Sample N-36

Sample N-39 and

Sample N-38

tOSK

tSU tH

DCLKI+/-

(90° Phase)

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

TEST CIRCUIT DIAGRAMS

Timing Diagrams

* Note: The timing for Figure 5 -Figure 8 is shown for the one input only (I or Q). However, both I- and Q-inputs may

be used. For this case, the I-channel functions precisely the same as the Q-channel, with VinI, DCLKI, DId and DI

instead of VinQ, DCLKQ, DQd and DQ. Both I- and Q-channel use the same CLK.

Figure 5. Clocking in 1:2 Demux Non-DES Mode*

Figure 6. Clocking in Non-Demux Non-DES Mode (See note at Figure 5)

Product Folder Links: ADC10D1000 ADC10D1500

tOD

tAD

Sample N

Sample N+1

Sample N-1

VINQ+/-

CLK+

DCLKQ+/-

(0° Phase)

DQ, DI Sample N-35.5, N-35

tOSK

Sample N-34.5, N-34 Sample N-33.5, N-33

Sample N-36.5, N-36Sample N-37.5, N-37

Sample N + 0.5

Sample N - 0.5

tOD

tAD

Sample N

Sample N+1

DId

Sample N-1

VINQ+/-

CLK+/-

DCLKQ+/-

(0° Phase)

DQd, DId,

DQ, DI Sample N-35.5, N-35,

N-34.5, N-34

Sample N-37.5, N-37,

N-36.5, N-36

Sample N-39.5, N-39,

N-38.5, N-38

tOSK

tSU tH

DCLKQ+/-

(90° Phase)

Sample N-0.5

Sample

N-1.5

DQd

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Figure 7. Clocking in 1:4 Demux DES Mode (See note at Figure 5)

Figure 8. Clocking in Non-Demux Mode DES Mode (See note at Figure 5)

Product Folder Links: ADC10D1000 ADC10D1500

SCLK

18 9 24

Single Register Access

SCS

SDI Command Field

MSB LSB

Data Field

tSSU

tSH

tSCS

tHCS

SDO

read mode)

MSB LSB

Data Field

tBSU

High Z High Z

CalRun

POWER

SUPPLY

CAL

tCAL

Calibration Delay

determined by

CalDly (Pin V4)

tCalDly

tCAL_L

tCAL_H

CLK

Synchronizing Edge

DCLKI+

DCLKQ+

tHR

DCLK_RST-

tPWR

tSR

DCLK_RST+ tOD

tSYNC_DLY

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Figure 9. Data Clock Reset Timing (Demux Mode)

Figure 10. Power-on and On-Command Calibration Timing

Figure 11. Serial Interface Timing

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Typical Performance Plots

VA= VDR = VTC = VE= 1.9V, fCLK = 1.0/1.5 GHz, fIN = 498/748 MHz, TA= 25°C, I-channel, 1:2 Demux Non-DES Mode (1:1

Demux Non-DES Mode has similar performance), unless otherwise stated. For NPR plots, notch width = 5%, fc = 325 MHz.

INL INL

vs. vs.

CODE (ADC10D1000) CODE (ADC10D1500)

Figure 12. Figure 13.

INL INL

vs. vs.

TEMPERATURE (ADC10D1000) TEMPERATURE (ADC10D1500)

Figure 14. Figure 15.

DNL DNL

vs. vs.

CODE (ADC10D1000) CODE (ADC10D1500)

Figure 16. Figure 17.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Typical Performance Plots (continued)

VA= VDR = VTC = VE= 1.9V, fCLK = 1.0/1.5 GHz, fIN = 498/748 MHz, TA= 25°C, I-channel, 1:2 Demux Non-DES Mode (1:1

Demux Non-DES Mode has similar performance), unless otherwise stated. For NPR plots, notch width = 5%, fc = 325 MHz.

DNL DNL

vs. vs.

TEMPERATURE (ADC10D1000) TEMPERATURE (ADC10D1500)

Figure 18. Figure 19.

ENOB ENOB

vs. vs.

TEMPERATURE (ADC10D1000) TEMPERATURE (ADC10D1500)

Figure 20. Figure 21.

ENOB ENOB

vs. vs.

SUPPLY VOLTAGE (ADC10D1000) SUPPLY VOLTAGE (ADC10D1500)

Figure 22. Figure 23.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Typical Performance Plots (continued)

VA= VDR = VTC = VE= 1.9V, fCLK = 1.0/1.5 GHz, fIN = 498/748 MHz, TA= 25°C, I-channel, 1:2 Demux Non-DES Mode (1:1

Demux Non-DES Mode has similar performance), unless otherwise stated. For NPR plots, notch width = 5%, fc = 325 MHz.

ENOB ENOB

vs. vs.

CLOCK FREQUENCY (ADC10D1000) CLOCK FREQUENCY (ADC10D1500)

Figure 24. Figure 25.

ENOB ENOB

vs. vs.

INPUT FREQUENCY (ADC10D1000) INPUT FREQUENCY (ADC10D1500)

Figure 26. Figure 27.

ENOB ENOB

vs. vs.

VCMI (ADC10D1000) VCMI (ADC10D1500)

Figure 28. Figure 29.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Typical Performance Plots (continued)

VA= VDR = VTC = VE= 1.9V, fCLK = 1.0/1.5 GHz, fIN = 498/748 MHz, TA= 25°C, I-channel, 1:2 Demux Non-DES Mode (1:1

Demux Non-DES Mode has similar performance), unless otherwise stated. For NPR plots, notch width = 5%, fc = 325 MHz.

SNR SNR

vs. vs.

TEMPERATURE (ADC10D1000) TEMPERATURE (ADC10D1500)

Figure 30. Figure 31.

SNR SNR

vs. vs.

SUPPLY VOLTAGE (ADC10D1000) SUPPLY VOLTAGE (ADC10D1500)

Figure 32. Figure 33.

SNR SNR

vs. vs.

CLOCK FREQUENCY (ADC10D1000) CLOCK FREQUENCY (ADC10D1500)

Figure 34. Figure 35.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Typical Performance Plots (continued)

VA= VDR = VTC = VE= 1.9V, fCLK = 1.0/1.5 GHz, fIN = 498/748 MHz, TA= 25°C, I-channel, 1:2 Demux Non-DES Mode (1:1

Demux Non-DES Mode has similar performance), unless otherwise stated. For NPR plots, notch width = 5%, fc = 325 MHz.

SNR SNR

vs. vs.

INPUT FREQUENCY (ADC10D1000) INPUT FREQUENCY (ADC10D1500)

Figure 36. Figure 37.

THD THD

vs. vs.

TEMPERATURE (ADC10D1000) TEMPERATURE (ADC10D1500)

Figure 38. Figure 39.

THD THD

vs. vs.

SUPPLY VOLTAGE (ADC10D1000) SUPPLY VOLTAGE (ADC10D1500)

Figure 40. Figure 41.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Typical Performance Plots (continued)

VA= VDR = VTC = VE= 1.9V, fCLK = 1.0/1.5 GHz, fIN = 498/748 MHz, TA= 25°C, I-channel, 1:2 Demux Non-DES Mode (1:1

Demux Non-DES Mode has similar performance), unless otherwise stated. For NPR plots, notch width = 5%, fc = 325 MHz.

THD THD

vs. vs.

CLOCK FREQUENCY (ADC10D1000) CLOCK FREQUENCY (ADC10D1500)

Figure 42. Figure 43.

THD THD

vs. vs.

INPUT FREQUENCY (ADC10D1000) INPUT FREQUENCY (ADC10D1500)

Figure 44. Figure 45.

SFDR SFDR

vs. vs.

TEMPERATURE (ADC10D1000) TEMPERATURE (ADC10D1500)

Figure 46. Figure 47.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Typical Performance Plots (continued)

VA= VDR = VTC = VE= 1.9V, fCLK = 1.0/1.5 GHz, fIN = 498/748 MHz, TA= 25°C, I-channel, 1:2 Demux Non-DES Mode (1:1

Demux Non-DES Mode has similar performance), unless otherwise stated. For NPR plots, notch width = 5%, fc = 325 MHz.

SFDR SFDR

vs. vs.

SUPPLY VOLTAGE (ADC10D1000) SUPPLY VOLTAGE (ADC10D1500)

Figure 48. Figure 49.

SFDR SFDR

vs. vs.

CLOCK FREQUENCY (ADC10D1000) CLOCK FREQUENCY (ADC10D1500)

Figure 50. Figure 51.

SFDR SFDR

vs. vs.

INPUT FREQUENCY (ADC10D1000) INPUT FREQUENCY (ADC10D1500)

Figure 52. Figure 53.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Typical Performance Plots (continued)

VA= VDR = VTC = VE= 1.9V, fCLK = 1.0/1.5 GHz, fIN = 498/748 MHz, TA= 25°C, I-channel, 1:2 Demux Non-DES Mode (1:1

Demux Non-DES Mode has similar performance), unless otherwise stated. For NPR plots, notch width = 5%, fc = 325 MHz.

SPECTRAL RESPONSE AT FIN = 248 MHz (ADC10D1000) SPECTRAL RESPONSE AT FIN = 373 MHz (ADC10D1500)

Figure 54. Figure 55.

SPECTRAL RESPONSE AT FIN = 498 MHz (ADC10D1000) SPECTRAL RESPONSE AT FIN = 748 MHz (ADC10D1500)

Figure 56. Figure 57.

CROSSTALK CROSSTALK

vs. vs.

SOURCE FREQUENCY (ADC10D1000) SOURCE FREQUENCY (ADC10D1500)

Figure 58. Figure 59.

Product Folder Links: ADC10D1000 ADC10D1500

0 1000 2000 3000

-15

-12

-9

-6

-3

SIGNAL GAIN (dB)

INPUT FREQUENCY (MHz)

NON-DES MODE

DES MODE

DESIQ MODE

0 1000 2000 3000

-15

-12

-9

-6

-3

SIGNAL GAIN (dB)

INPUT FREQUENCY (MHz)

NON-DES MODE

DES MODE

DESIQ MODE

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Typical Performance Plots (continued)

VA= VDR = VTC = VE= 1.9V, fCLK = 1.0/1.5 GHz, fIN = 498/748 MHz, TA= 25°C, I-channel, 1:2 Demux Non-DES Mode (1:1

Demux Non-DES Mode has similar performance), unless otherwise stated. For NPR plots, notch width = 5%, fc = 325 MHz.

FULL POWER BANDWIDTH (ADC10D1000) FULL POWER BANDWIDTH (ADC10D1500)

Figure 60. Figure 61.

POWER CONSUMPTION POWER CONSUMPTION

vs. vs.

CLOCK FREQUENCY (ADC10D1000) CLOCK FREQUENCY (ADC10D1500)

Figure 62. Figure 63.

NPR

vs.

RMS NOISE LOADING LEVEL (ADC10D1000)

Figure 64.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Typical Performance Plots (continued)

VA= VDR = VTC = VE= 1.9V, fCLK = 1.0/1.5 GHz, fIN = 498/748 MHz, TA= 25°C, I-channel, 1:2 Demux Non-DES Mode (1:1

Demux Non-DES Mode has similar performance), unless otherwise stated. For NPR plots, notch width = 5%, fc = 325 MHz.

NPR

vs.

FC,NOTCH (ADC10D1000) NPR SPECTRAL RESPONSE (ADC10D1000)

Figure 65. Figure 66.

Functional Description

The ADC10D1000/1500 is a versatile A/D converter with an innovative architecture which permits very high

speed operation. The controls available ease the application of the device to circuit solutions. Optimum

performance requires adherence to the provisions discussed here and in the Applications Information Section.

This section covers an overview, a description of control modes (Extended Control Mode and Non-Extended

Control Mode), and features.

OVERVIEW

The ADC10D1000/1500 uses a calibrated folding and interpolating architecture that achieves a high 9.1/9.0

Effective Number of Bits (ENOB). The use of folding amplifiers greatly reduces the number of comparators and

power consumption. Interpolation reduces the number of front-end amplifiers required, minimizing the load on the

input signal and further reducing power requirements. In addition to correcting other non-idealities, on-chip

calibration reduces the INL bow often seen with folding architectures. The result is an extremely fast, high

performance, low power converter.

The analog input signal (which is within the converter's input voltage range) is digitized to ten bits at speeds of

200/200 MSPS to 1.0/1.5 GSPS, typical. Differential input voltages below negative full-scale will cause the output

word to consist of all zeroes. Differential input voltages above positive full-scale will cause the output word to

consist of all ones. Either of these conditions at the I- or Q-input will cause the Out-of-Range I-channel or Q-

channel output (ORI or ORQ), respectively, to output a logic-high signal.

In ECM, an expanded feature set is available via the Serial Interface. The ADC10D1000/1500 builds upon

previous architectures, introducing a new AutoSync feature for multi-chip synchronization and increasing to 15-bit

for gain and 12-bit plus sign for offset the independent programmable adjustment for each channel.

Each channel has a selectable output demultiplexer which feeds two LVDS buses. If the 1:2 Demux Mode is

selected, the output data rate is reduced to half the input sample rate on each bus. When Non-Demux Mode is

selected, the output data rate on each channel is at the same rate as the input sample clock and only one 10-bit

bus per channel is active.

CONTROL MODES

The ADC10D1000/1500 may be operated in one of two control modes: Non-extended Control Mode (Non-ECM)

or Extended Control Mode (ECM). In the simpler Non-ECM (also sometimes referred to as Pin Control Mode),

the user affects available configuration and control of the device through the control pins. The ECM provides

additional configuration and control options through a serial interface and a set of 16 registers, most of which are

available to the customer.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Non-Extended Control Mode

In Non-extended Control Mode (Non-ECM), the Serial Interface is not active and all available functions are

controlled via various pin settings. Non-ECM is selected by setting the ECE Pin to logic-high. Note that, for the

control pins, "logic-high" and "logic-low" refer to VAand GND, respectively. Nine dedicated control pins provide a

wide range of control for the ADC10D1000/1500 and facilitate its operation. These control pins provide DES

Mode selection, Demux Mode selection, DDR Phase selection, execute Calibration, Calibration Delay setting,

Power Down I-channel, Power Down Q-channel, Test Pattern Mode selection, and Full-Scale Input Range

selection. In addition to this, two dual-purpose control pins provide for AC/DC-coupled Mode selection and LVDS

output common-mode voltage selection. See Table 7 for a summary.

Table 7. Non-ECM Pin Summary

Pin Name Logic-Low Logic-High Floating

Dedicated Control Pins

DES

DES Non-DES Mode Not valid

Mode

Demux

NDM Non-Demux Mode Not valid

Mode

DDRPh 0° Mode 90° Mode Not valid

CAL See Calibration Pin (CAL) Not valid

CalDly Shorter delay Longer delay Not valid

Power Down Power Down

PDI I-channel active I-channel I-channel

Power Down Power Down

PDQ Q-channel active Q-channel Q-channel

TPM Non-Test Pattern Mode Test Pattern Mode Not valid

FSR Lower FS input Range Higher FS input Range Not valid

Dual-purpose Control Pins

VCMO AC-coupled operation Not allowed DC-coupled operation

VBG Not allowed Higher LVDS common-mode voltage Lower LVDS common-mode voltage

Dual Edge Sampling Pin (DES)

The Dual Edge Sampling (DES) Pin selects whether the ADC10D1000/1500 is in DES Mode (logic-high) or Non-

DES Mode (logic-low). DES Mode means that a single input is sampled by both I- and Q-channels in a time-

interleaved manner and the other input is deactivated. One of the ADCs samples the input signal on the rising

sampling clock edge (duty cycle corrected); the other ADC samples the input signal on the falling sampling clock

edge (duty cycle corrected). In Non-ECM, only the I-input may be used for DES Mode, a.k.a. "DESI Mode". In

ECM, the Q-input may be selected via the DEQ Bit (Addr: 0h, Bit: 6), a.k.a. "DESQ Mode". In ECM, both the I-

and Q-channel inputs may be selected, a.k.a. "DESIQ Mode".

To use this feature in ECM, use the DES bit in the Configuration Register (Addr: 0h; Bit: 7). See DES/Non-DES

Mode for more information.

Non-Demultiplexed Mode Pin (NDM)

The Non-Demultiplexed Mode (NDM) Pin selects whether the ADC10D1000/1500 is in Demux Mode (logic-low)

or Non-Demux Mode (logic-high). In Non-Demux Mode, the data from the input is produced at the sampled rate

at a single 10-bit output bus. In Demux Mode, the data from the input is produced at half the sampled rate at

twice the number of output buses. For Non-DES Mode, each I- or Q-channel will produce its data on one or two

buses for Non-Demux or Demux Mode, respectively. For DES Mode, the Q-channel will produce its data on two

or four buses for Non-Demux or Demux Mode, respectively.

This feature is pin-controlled only and remains active during both Non-ECM and ECM. See Demux/Non-demux

Mode for more information.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Dual Data Rate Phase Pin (DDRPh)

The Dual Data Rate Phase (DDRPh) Pin selects whether the ADC10D1000/1500 is in 0° Mode (logic-low) or 90°

Mode (logic-high). The Data is always produced in DDR Mode on the ADC10D1000/1500. The Data may

transition either with the DCLK transition (0° Mode) or halfway between DCLK transitions (90° Mode). The

DDRPh Pin selects 0° Mode or 90° Mode for both the I-channel: DI- and DId-to-DCLKI phase relationship and for

the Q-channel: DQ- and DQd-to-DCLKQ phase relationship.

To use this feature in ECM, use the DPS bit in the Configuration Register (Addr: 0h; Bit: 14). See DDR Clock

Phase for more information.

Calibration Pin (CAL)

The Calibration (CAL) Pin may be used to execute an on-command calibration or to disable the power-on

calibration. The effect of calibration is to maximize the dynamic performance. To initiate an on-command

calibration via the CAL pin, bring the CAL pin high for a minimum of tCAL_H input clock cycles after it has been low

for a minimum of tCAL_L input clock cycles. Holding the CAL pin high upon power-on will prevent execution of the

power-on calibration. In ECM, this pin remains active and is logically OR'd with the CAL bit.

To use this feature in ECM, use the CAL bit in the Configuration Register (Addr: 0h; Bit: 15). See Calibration

Feature for more information.

Calibration Delay Pin (CalDly)

The Calibration Delay (CalDly) Pin selects whether a shorter or longer delay time is present, after the application

of power, until the start of the power-on calibration. The actual delay time is specified as tCalDly and may be found

in Converter Electrical Characteristics – AC Electrical Characteristics. This feature is pin-controlled only and

remains active in ECM. It is recommended to select the desired delay time prior to power-on and not dynamically

alter this selection.

See Calibration Feature for more information.

Power Down I-channel Pin (PDI)

The Power Down I-channel (PDI) Pin selects whether the I-channel is powered down (logic-high) or active (logic-

low). The digital data output pins, DI and DId, (both positive and negative) are put into a high impedance state

when the I-channel is powered down. Upon return to the active state, the pipeline will contain meaningless

information and must be flushed. The supply currents (typicals and limits) are available for the I-channel powered

down or active and may be found in Converter Electrical Characteristics – Power Supply Characteristics. The

device should be recalibrated following a power-cycle of PDI (or PDQ).

This pin remains active in ECM. In ECM, either this pin or the PDI bit (Addr: 0h; Bit: 11) in the Control Register

may be used to power-down the I-channel. See Power Down for more information.

Power Down Q-channel Pin (PDQ)

The Power Down Q-channel (PDQ) Pin selects whether the Q-channel is powered down (logic-high) or active

(logic-low). This pin functions similarly to the PDI pin, except that it applies to the Q-channel. The PDI and PDQ

pins function independently of each other to control whether each I- or Q-channel is powered down or active.

This pin remains active in ECM. In ECM, either this pin or the PDQ bit (Addr: 0h; Bit: 10) in the Control Register

may be used to power-down the Q-channel. See Power Down for more information.

Test Pattern Mode Pin (TPM)

The Test Pattern Mode (TPM) Pin selects whether the output of the ADC10D1000/1500 is a test pattern (logic-

high) or the converted analog input (logic-low). The ADC10D1000/1500 can provide a test pattern at the four

output buses independently of the input signal to aid in system debug. In TPM, the ADC is disengaged and a test

pattern generator is connected to the outputs, including ORI and ORQ. SeeTest Pattern Mode for more

information.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Full-Scale Input Range Pin (FSR)

The Full-Scale Input Range (FSR) Pin selects whether the full-scale input range for both the I- and Q-channel is

higher (logic-high) or lower (logic-low). The input full-scale range is specified as VIN_FSR in Converter Electrical

Characteristics – Analog Input/Output and Reference Characteristics. In Non-ECM, the full-scale input range for

each I- and Q-channel may not be set independently, but it is possible to do so in ECM. The device must be

calibrated following a change in FSR to obtain optimal performance.

To use this feature in ECM, use the Configuration Registers (Addr: 3hand Bh). See Input Control and Adjust for

more information.

AC/DC-Coupled Mode Pin (VCMO)

The VCMO Pin serves a dual purpose. When functioning as an output, it provides the optimal common-mode

voltage for the DC-coupled analog inputs. When functioning as an input, it selects whether the device is AC-

coupled (logic-low) or DC-coupled (floating). This pin is always active, in both ECM and Non-ECM.

LVDS Output Common-mode Pin (VBG)

The VBG Pin serves a dual purpose. When functioning as an output, it provides the bandgap reference. When

functioning as an input, it selects whether the LVDS output common-mode voltage is higher (logic-high) or lower

(floating). The LVDS output common-mode voltage is specified as VOS and may be found in Converter Electrical

Characteristics – Digital Control and Output Pin Characteristics. This pin is always active, in both ECM and Non-

ECM.

Extended Control Mode

In Extended Control Mode (ECM), most functions are controlled via the Serial Interface. In addition to this,

several of the control pins remain active. See Table 10 for details. ECM is selected by setting the ECE Pin to

logic-low. If the ECE Pin is set to logic-high (Non-ECM), then the registers are reset to their default values. So, a

simple way to reset the registers is by toggling the ECE pin. Four pins on the ADC10D1000/1500 control the

Serial Interface: SCS, SCLK, SDI and SDO. This section covers the Serial Interface. The Register Definitions are

located at the end of the datasheet so that they are easy to find, see Register Definitions.

The Serial Interface

The ADC10D1000/1500 offers a Serial Interface that allows access to the sixteen control registers within the

device. The Serial Interface is a generic 4-wire (optionally 3-wire) synchronous interface that is compatible with

SPI type interfaces that are used on many micro-controllers and DSP controllers. Each serial interface access

cycle is exactly 24 bits long. A register-read or register-write can be accomplished in one cycle. The signals are

defined in such a way that the user can opt to simply join SDI and SDO signals in his system to accomplish a

single, bidirectional SDI/O signal. A summary of the pins for this interface may be found in Table 8. See

Figure 11 for the timing diagram and Converter Electrical Characteristics – AC Electrical Characteristics for

timing specification details. Control register contents are retained when the device is put into power-down mode.

Table 8. Serial Interface Pins

Pin Name

C4 SCS (Serial Chip Select bar)

C5 SCLK (Serial Clock)

B4 SDI (Serial Data In)

A3 SDO (Serial Data Out)

SCS: Each assertion (logic-low) of this signal starts a new register access, i.e. the SDI command field must be

ready on the following SCLK rising edge. The user is required to de-assert this signal after the 24th clock. If the

SCS is de-asserted before the 24th clock, no data read/write will occur. For a read operation, if the SCS is

asserted longer than 24 clocks, the SDO output will hold the D0 bit until SCS is de-asserted. For a write

operation, if the SCS is asserted longer than 24 clocks, data write will occur normally through the SDI input upon

the 24th clock. Setup and hold times, tSCS and tHCS, with respect to the SCLK must be observed. SCS must be

toggled in between register access cycles.

Product Folder Links: ADC10D1000 ADC10D1500

SDI

SDO

R/W 1 0 A3 A2 A1 A0 X

D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0D15

21 43 65 87 109 1211 1413 1615 1817 2019 2221 2423 25

*Only required to be tri-stated in 3-wire mode.

SCLK

SCSb

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

SCLK: This signal is used to register the input data (SDI) on the rising edge; and to source the output data

(SDO) on the falling edge. The user may disable the clock and hold it at logic-low. There is no minimum

frequency requirement for SCLK; see fSCLK in Converter Electrical Characteristics – AC Electrical Characteristics

for more details.

SDI: Each register access requires a specific 24-bit pattern at this input, consisting of a command field and a

data field. When in read mode, the data field is high impedance in case the bidirectional SDI/O option is used.

Setup and hold times, tSH and tSSU, with respect to the SCLK must be observed.

SDO: This output is normally tri-stated and is driven only when SCS is asserted, the first 8 bits of command data

have been received and it is a READ operation. The data is shifted out, MSB first, starting with the 8th clock's

falling edge. At the end of the access, when SCS is de-asserted, this output is tri-stated once again. If an invalid

address is accessed, the data sourced will consist of all zeroes. If it is a read operation, there will be a bus

turnaround time, tBSU, from when the last bit of the command field was read in until the first bit of the data field is

written out.

Table 9 shows the Serial Interface bit definitions.

Table 9. Command and Data Field Definitions

Bit No. Name Comments

1bindicates a read operation

1 Read/Write (R/W) 0bindicates a write operation

2-3 Reserved Bits must be set to 10b

16 registers may be addressed. The order is

4-7 A<3:0> MSB first

8 X This is a "don't care" bit

Data written to or read from addressed

9-24 D<15:0> register

The serial data protocol is shown for a read and write operation in Figure 67 and Figure 68, respectively.

Figure 67. Serial Data Protocol - Read Operation

Product Folder Links: ADC10D1000 ADC10D1500

SDI

SDO

R/W 1 0 A3 A2 A1 A0 X D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0

21 43 65 87 109 1211 1413 1615 1817 2019 2221 2423 25

SCLK

SCSb

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Figure 68. Serial Data Protocol - Write Operation

FEATURES

The ADC10D1000/1500 offers many features to make the device convenient to use in a wide variety of

applications. Table 10 is a summary of the features available, as well as details for the control mode chosen.

Table 10. Features and Modes

Control Pin

Feature Non-ECM ECM Default ECM State

Active in ECM

Input Control and Adjust

AC/DC-coupled Mode Selected via VCMO Yes Not available N/A

Selection (Pin C2) Selected via the Config

Input Full-scale Range Selected via FSR No Reg Mid FSR value

Adjust (Pin Y3) (Addr: 3hand Bh)

Selected via the Config

Input Offset Adjust Not available N/A Reg Offset = 0 mV

Setting (Addr: 2hand Ah)

Selected via the Config

LC Filter on Clock Not available N/A Reg LC Filter off

(Addr: Dh)

DES/Non-DES Mode Selected via DES Selected via the DES Bit

No Non-DES Mode

Selection (Pin V5) (Addr: 0h; Bit: 7)

Selected via the Config

Sampling Clock Phase Not available N/A Reg tAD adjust disabled

Adjust (Addr: Chand Dh)

Selected via the Config

VCMO Adjust Not available N/A Reg Default VCMO

(Addr: 1h)

Output Control and Adjust

DDR Clock Phase Selected via DDRPh Selected via the DPS Bit

No 0° Mode

Selection (Pin W4) (Addr: 0h; Bit: 14)

LVDS Differential Output Selected via the OVS Bit

Voltage Amplitude Higher amplitude only N/A Higher amplitude

(Addr: 0h; Bit: 13)

Selection

LVDS Common-Mode Selected via VBG

Output Voltage Yes Not available N/A

(Pin B1)

Amplitude Selection

Output Formatting Selected via the 2SC Bit

Offset Binary only N/A Offset Binary

Selection (Addr: 0h; Bit: 4)

Test Pattern Mode at Selected via TPM Selected via the TPM Bit

No TPM disabled

Output (Pin A4) (Addr: 0h; Bit: 12)

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Table 10. Features and Modes (continued)

Control Pin

Feature Non-ECM ECM Default ECM State

Active in ECM

Demux/Non-Demux Selected via NDM Yes Not available N/A

Mode Selection (Pin A5) Selected via the Config Master Mode,

AutoSync Not available N/A Reg RCOut1/2 disabled

(Addr: Eh)

Selected via the Config

DCLK Reset Not available N/A Reg DCLK Reset disabled

(Addr: Eh)

Calibration

On-command Selected via CAL Selected via the CAL Bit N/A

Yes

Calibration (Pin D6) (Addr: 0h; Bit: 15) (CAL = 0)

Power-on Calibration Selected via CalDly Yes Not available N/A

Delay Selection (Pin V4) Selected via the Config

Calibration Adjust Not available N/A Reg tCAL

(Addr: 4h)

Power-Down

Selected via PDI Selected via the PDI Bit

Power down I-channel Yes I-channel operational

(Pin U3) (Addr: 0h; Bit: 11)

Selected via PDQ Selected via the PDQ Bit

Power down Q-channel Yes Q-channel operational

(Pin V3) (Addr: 0h; Bit: 10)

"N/A" means "Not Applicable."

Input Control and Adjust

There are several features and configurations for the input of the ADC10D1000/1500 so that it may be used in

many different applications. This section covers AC/DC-coupled Mode, input full-scale range adjust, input offset

adjust, DES/Non-DES Mode, sampling clock phase adjust, an LC filter on the sampling clock, and VCMO Adjust.

AC/DC-coupled Mode

The analog inputs may be AC or DC-coupled. See AC/DC-Coupled Mode Pin (VCMO)for information on how to

select the desired mode and DC-coupled Input Signals and AC-coupled Input Signals for applications

information.

Input Full-Scale Range Adjust

The input full-scale range for the ADC10D1000/1500 may be adjusted via Non-ECM or ECM. In Non-ECM, a

control pin selects a higher or lower value; see Full-Scale Input Range Pin (FSR). In ECM, the input full-scale

range may be adjusted with 15-bits of precision. See VIN_FSR in Converter Electrical Characteristics – Analog

Input/Output and Reference Characteristics for electrical specification details. Note that the higher and lower full-

scale input range settings in Non-ECM correspond to the mid and min full-scale input range settings in ECM. It is

necessary to execute an on-command calibration following a change of the input full-scale range. See Register

Definitions for information about the registers.

Input Offset Adjust

The input offset adjust for the ADC10D1000/1500 may be adjusted with 12-bits of precision plus sign via ECM.

See Register Definitions for information about the registers.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

DES/Non-DES Mode

The ADC10D1000/1500 can operate in Dual-Edge Sampling (DES) or Non-DES Mode. The DES Mode allows

for one of the ADC10D1000/1500's inputs to be sampled by both channels' ADCs. One ADC samples the input

on the rising edge of the sampling clock and the other ADC samples the same input on the falling edge of the

sampling clock. A single input is thus sampled twice per clock cycle, resulting in an overall sample rate of twice

the sampling clock frequency, e.g. 2.0/3.0 GSPS with a 1.0/1.5 GHz sampling clock. See Dual Edge Sampling

Pin (DES) for information on how to select the desired mode. Since DES Mode uses both I- and Q-channels to

process the input signal, both channels must be powered up for the DES Mode to function properly.

In Non-ECM, only the I-input may be used for the DES Mode input. In ECM, either the I- or Q-input may be

selected by first using the DES bit (Addr: 0h, Bit 7) to select the DES Mode. The DEQ Bit (Addr: 0h, Bit: 6) is

used to select the Q-input, but the I-input is used by default. Also, both I- and Q-inputs may be driven externally,

i.e. DESIQ Mode, by using the DIQ bit (Addr: 0h, Bit 5). See THE ANALOG INPUTS for more information about

how to drive the ADC in DES Mode.

The DESIQ Mode results in the best bandwidth. In general, the bandwidth decreases from Non-DES Mode to

DES Mode (specifically, DESI or DESQ) because both channels are sampling off the same input signal and non-

ideal effects introduced by interleaving the two channels lower the bandwidth. Driving both I- and Q-channels

externally (DESIQ Mode) results in better bandwidth for the DES Mode because each channel is being driven,

which reduces routing losses (increases bandwidth).

In the DES Mode, the outputs must be carefully interleaved in order to reconstruct the sampled signal. If the

device is programmed into the 1:4 Demux DES Mode, the data is effectively demultiplexed by 1:4. If the

sampling clock is 1.0/1.5 GHz, the effective sampling rate is doubled to 2.0/3.0 GSPS and each of the 4 output

buses has an output rate of 500 MSPS. All data is available in parallel. To properly reconstruct the sampled

waveform, the four bytes of parallel data that are output with each DCLK must be correctly interleaved. The

sampling order is as follows, from the earliest to the latest: DQd, DId, DQ, DI. See Figure 7. If the device is

programmed into the Non-Demux DES Mode, two bytes of parallel data are output with each edge of the DCLK

in the following sampling order, from the earliest to the latest: DQ, DI. See Figure 8.

The performance of the ADC10D1000/1500 in DES Mode depends on how well the two channels are

interleaved, i.e. that the clock samples either channel with precisely a 50% duty-cycle, each channel has the

same offset (nominally code 511/512), and each channel has the same full-scale range. The ADC10D1000/1500

includes an automatic clock phase background adjustment in DES Mode to automatically and continuously adjust

the clock phase of the I- and Q-channels, which also removes the need to adjust the clock phase setting

manually. A difference exists in the typical offset between the I- and Q-channels, which can be removed via the

offset adjust feature in ECM, to optimize DES Mode performance. If possible, it is recommended to use the Q-

input for better DES Mode performance with no offset adjustment required. To adjust the I- or Q-channel offset,

measure a histogram of the digital data and adjust the offset via the Control Register until the histogram is

centered at code 511/512. Similarly, the full-scale range of each channel may be adjusted for optimal

performance.

Sampling Clock Phase Adjust

The sampling clock (CLK) phase may be delayed internally to the ADC up to 825 ps in ECM. This feature is

intended to help the system designer remove small imbalances in clock distribution traces at the board level

when multiple ADCs are used, or to simplify complex system functions such as beam steering for phase array

antennas.

Additional delay in the clock path also creates additional jitter, so a clock jitter-cleaner is made available when

using the sampling clock phase adjust, see LC Filter on Sampling Clock. Nevertheless, because the sampling

clock phase adjust delays all clocks, including the DCLKs and output data, the user is strongly advised to use the

minimal amount of adjustment and verify the net benefit of this feature in his system before relying on it.

LC Filter on Sampling Clock

A LC bandpass filter is available on the ADC10D1000/1500 sampling clock to clean jitter on the incoming clock.

This feature is only available when the CLK phase adjust feature is also used. This feature was designed to

minimize the dynamic performance degradation resulting from additional clock jitter as much as possible. It is

available in ECM via the LCF (LC Filter) bits in the Control Register (Addr: Dh, Bits 7:0).

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

If the clock phase adjust feature is enabled, the sampling clock passes through additional gate delay, which adds

jitter to the clock signal. The LC filter helps to remove this additional jitter, so it is only available when the clock

phase adjust feature is also enabled. To enable both features, use SA (Addr: Dh, Bit 8). The LCF bits are

thermometer encoded and may be used to set a filter center frequency ranging from 0.8 GHz to 1.5 GHz; see

Table 11.

Table 11. LC Filter Code vs. fc

LCF(7:0) LCF(7:0) fc(GHz)

0 0000 0000b1.5

1 0000 0001b1.4

2 0000 0011b1.3

3 0000 0111b1.2

4 0000 1111b1.1

5 0001 1111b1.0

6 0011 1111b0.92

7 0111 1111b0.85

8 1111 1111b0.8

The LC filter is a second-order bandpass filter, which has the following simulated bandwidth for a center

frequency at 1GHz, see Table 12.

Table 12. LC Filter Bandwidth vs. Level

Bandwidth at [dB] -3 -6 -9 -12

Bandwidth [MHz] ±135 ±235 ±360 ±525

VCMO Adjust

The VCMO of the ADC10D1000/1500 is generated as a buffered version of the internal bandgap reference; see

VCMO in Converter Electrical Characteristics – Analog Input/Output and Reference Characteristics. This pin

provides an output voltage which is the optimal common-mode voltage for the input signal and should be used to

set the common-mode voltage of the driving buffer. However, in order to accommodate larger signals at the

analog inputs, the VCMO may be adjust to a lower value. From its typical default value, the VCMO may be lowered

by approximately 200 mV via the Control Register 1h. See Register Definitions for more information. Adjusting

the VCMO away from its optimal value will also degrade the dynamic performance; see ENOB vs. VCMO in Typical

Performance Plots for a typical plot. The performance of the device, when using a VCMO other than the default

value, is not specified.

Output Control and Adjust

There are several features and configurations for the output of the ADC10D1000/1500 so that it may be used in

many different applications. This section covers DDR clock phase, LVDS output differential and common-mode

voltage, output formatting, Demux/Non-demux Mode, and Test Pattern Mode.

DDR Clock Phase

The ADC10D1000/1500 output data is always delivered in Double Data Rate (DDR). With DDR, the DCLK

frequency is half the data rate and data is sent to the outputs on both edges of DCLK; see Figure 69. The DCLK-

to-Data phase relationship may be either 0° or 90°. For 0° Mode, the Data transitions on each edge of the DCLK.

Any offset from this timing is tOSK; see Converter Electrical Characteristics – AC Electrical Characteristics for

details. For 90° Mode, the DCLK transitions in the middle of each Data cell. Setup and hold times for this

transition, tSU and tH, may also be found in Converter Electrical Characteristics – AC Electrical Characteristics.

The DCLK-to-Data phase relationship may be selected via the DDRPh Pin in Non-ECM (see Dual Data Rate

Phase Pin (DDRPh)) or the DPS bit in the Configuration Register (Addr: 0h; Bit: 14) in ECM.

Product Folder Links: ADC10D1000 ADC10D1500

Data

DCLK

0° Mode

DCLK

90° Mode

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Figure 69. DDR DCLK-to-Data Phase Relationship

LVDS Output Differential Voltage

The ADC10D1000/1500 is available with a selectable higher or lower LVDS output differential voltage. This

parameter is VOD and may be found in Converter Electrical Characteristics – Digital Control and Output Pin

Characteristics. The desired voltage may be selected via the OVS Bit (Addr: 0h, Bit 13); see Register Definitions

for more information.

LVDS Output Common-Mode Voltage

The ADC10D1000/1500 is available with a selectable higher or lower LVDS output common-mode voltage. This

parameter is VOS and may be found in Converter Electrical Characteristics – Digital Control and Output Pin

Characteristics. See LVDS Output Common-mode Pin (VBG)for information on how to select the desired voltage.

Output Formatting

The formatting at the digital data outputs may be either offset binary or two's complement. The default formatting

is offset binary, but two's complement may be selected via the 2SC Bit (Addr: 0h, Bit 4); see Register Definitions

for more information.

Demux/Non-demux Mode

The ADC10D1000/1500 may be in one of two demultiplex modes: Demux Mode or Non-Demux Mode (also

sometimes referred to as 1:1 Demux Mode). In Non-Demux Mode, the data from the input is simply output at the

sampling rate at which it was sampled on one 10-bit bus. In Demux Mode, the data from the input is output at

half the sampling rate, on twice the number of buses. See Figure 1. Demux/Non-Demux Mode may only be

selected by the NDM pin; see Non-Demultiplexed Mode Pin (NDM). In Non-DES Mode, the output data from

each channel may be demultiplexed by a factor of 1:2 (1:2 Demux Non-DES Mode) or not demultiplexed (Non-

Demux Non-DES Mode). In DES Mode, the output data from both channels interleaved may be demultiplexed

(1:4 Demux DES Mode) or not demultiplexed (Non-Demux DES Mode).

Test Pattern Mode

The ADC10D1000/1500 can provide a test pattern at the four output buses independently of the input signal to

aid in system debug. In Test Pattern Mode, the ADC is disengaged and a test pattern generator is connected to

the outputs, including ORI and ORQ. The test pattern output is the same in DES Mode or Non-DES Mode. Each

port is given a unique 10-bit word, alternating between 1's and 0's. When the part is programmed into the Demux

Mode, the test pattern’s order is described in Table 13. If the I- or Q-channel is powered down, the test pattern

will not be output for that channel.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Table 13. Test Pattern by Output Port in

Demux Mode

Time Qd Id Q I ORQ ORI Comments

T0 000h001h002h004h0b0b

T1 3FFh3FEh3FDh3FBh1b1bPattern

T2 000h001h002h004h0b0bSequence

T3 3FFh3FEh3FDh3FBh1b1b

T4 000h001h002h004h0b0b

T5 000h001h002h004h0b0b

T6 3FFh3FEh3FDh3FBh1b1bPattern

T7 000h001h002h004h0b0bSequence

n+1

T8 3FFh3FEh3FDh3FBh1b1b

T9 000h001h002h004h0b0b

T10 000h001h002h004h0b0bPattern

T11 3FFh3FEh3FDh3FBh1b1bSequence

T12 000h001h002h004h0b0bn+2

T13 ... ... ... ... ... ...

When the part is programmed into the Non-Demux Mode, the test pattern’s order is described in Table 14.

Table 14. Test Pattern by Output Port in

Non-Demux Mode

Time I Q ORI ORQ Comments

T0 001h000h0b0b

T1 001h000h0b0b

T2 3FEh3FFh1b1b

T3 3FEh3FFh1b1bPattern

T4 001h000h0b0bSequence

T5 3FEh3FFh1b1bn

T6 001h000h0b0b

T7 3FEh3FFh1b1b

T8 3FEh3FFh1b1b

T9 3FEh3FFh1b1b

T10 001h000h0b0b

T11 001h000h0b0bPattern

T12 3FEh3FFh1b1bSequence

n+1

T13 3FEh3FFh1b1b

T14 ... ... ... ...

Calibration Feature

The ADC10D1000/1500 calibration must be run to achieve specified performance. The calibration procedure is

exactly the same regardless of how it was initiated or when it is run. Calibration trims the analog input differential

termination resistors, the CLK input resistor, and sets internal bias currents which affect the linearity of the

converter. This minimizes full-scale error, offset error, DNL and INL, resulting in maximizing the dynamic

performance, as measured by: SNR, THD, SINAD (SNDR) and ENOB.

Calibration Control Pins and Bits

Table 15 is a summary of the pins and bits used for calibration. See Ball Descriptions and Equivalent Circuits for

complete pin information and Figure 10 for the timing diagram.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Table 15. Calibration Pins

Pin/Bit Name Function

D6 CAL Initiate calibration

(Addr: 0h; Bit 15) (Calibration)

CalDly

V4 Select calibration delay

(Calibration Delay)

Addr: 4hCalibration Adjust Adjust calibration sequence and mode

CalRun

B5 Indicates while calibration is running

(Calibration Running)

Rtrim+/-

C1/D2 External resistor used to calibrate analog and CLK inputs

(Input termination trim resistor)

Rext+/-

C3/D3 External resistor used to calibrate internal linearity

(External Reference resistor)

How to Execute a Calibration

Calibration may be initiated by holding the CAL pin low for at least tCAL_L clock cycles, and then holding it high for

at least another tCAL_H clock cycles, as defined in Converter Electrical Characteristics – AC Electrical

Characteristics. The minimum tCAL_L and tCAL_H input clock cycle sequences are required to ensure that random

noise does not cause a calibration to begin when it is not desired. The time taken by the calibration procedure is

specified as tCAL. The CAL Pin is active in both ECM and Non-ECM. However, in ECM, the CAL Pin is logically

OR'd with the CAL Bit, so both the pin and bit are required to be set low before executing another calibration via

either pin or bit.

Power-on Calibration

For standard operation, power-on calibration begins after a time delay following the application of power, as

determined by the setting of the CalDly Pin and measured by tCalDly (see Converter Electrical Characteristics –

AC Electrical Characteristics). This delay allows the power supply to come up and stabilize before the power-on

calibration takes place. The best setting (short or long) of the CalDly Pin depends upon the settling time of the

power supply.

It is strongly recommended to set CalDly Pin (to either logic-high or logic-low) before powering the device on

since this pin affects the power-on calibration timing. This may be accomplished by setting CalDly via an external

1kΩresistor connected to GND or VA. If the CalDly Pin is toggled while the device is powered-on, it can execute

a calibration even though the CAL Pin/Bit remains logic-low.

The power-on calibration will be not be performed if the CAL pin is logic-high at power-on. In this case, the

calibration cycle will not begin until the on-command calibration conditions are met. The ADC10D1000/1500 will

function with the CAL pin held high at power up, but no calibration will be done and performance will be impaired.

If it is necessary to toggle the CalDly Pin during the system power up sequence, then the CAL Pin/Bit must be

set to logic-high during the toggling and afterwards for 109Sampling Clock cycles. This will prevent the power-on

calibration, so an on-command calibration must be executed or the performance will be impaired.

On-command Calibration

In addition to the power-on calibration, it is recommended to execute an on-command calibration whenever the

settings or conditions to the device are altered significantly, in order to obtain optimal parametric performance.

Some examples include: changing the FSR via either ECM or Non-ECM, power-cycling either channel, and

switching into or out of DES Mode. For best performance, it is also recommended that an on-command

calibration be run 20 seconds or more after application of power and whenever the operating temperature

changes significantly, relative to the specific system performance requirements.

Due to the nature of the calibration feature, it is recommended to avoid unnecessary activities on the device

while the calibration is taking place. For example, do not read or write to the Serial Interface or use the DCLK

Reset feature while calibrating the ADC. Doing so will impair the performance of the device until it is re-calibrated

correctly. Also, it is recommended to not apply a strong narrow-band signal to the analog inputs during calibration

because this may impair the accuracy of the calibration; broad spectrum noise is acceptable.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Calibration Adjust

The calibration event itself may be adjusted, for sequence and mode. This feature can be used if a shorter

calibration time than the default is required; see tCAL in Converter Electrical Characteristics – AC Electrical

Characteristics. However, the performance of the device, when using a shorter calibration time than the default

setting, is not specified.

The calibration sequence may be adjusted via CSS (Addr: 4h, Bit 14). The default setting of CSS = 1bexecutes

both RIN and RIN_CLK Calibration (using Rtrim) and internal linearity Calibration (using Rext). Executing a

calibration with CSS = 0bexecutes only the internal linearity Calibration. The first time that Calibration is

executed, it must be with CSS = 1bto trim RIN and RIN_CLK. However, once the device is at its operating

temperature and RIN has been trimmed at least one time, it will not drift significantly. To save time in subsequent

calibrations, trimming RIN and RIN_CLK may be skipped, i.e. by setting CSS = 0b.

The mode may be changed, to save calibration execution time for the internal linearity Calibration. See tCAL in

Converter Electrical Characteristics – AC Electrical Characteristics. Adjusting CMS(1:0) will select three different

pre-defined calibration times. A larger amount of time will calibrate each channel more closely to the ideal values,

but choosing shorter times will not significantly impact the performance. The fourth setting, CMS(1:0) = 11b, is

not available.

Read/Write Calibration Settings

When the ADC performs a calibration, the calibration constants are stored in an array which is accessible via the

Calibration Values register (Addr: 5h). To save the time which it takes to execute a calibration, tCAL, or if re-using

a previous calibration result, these values can be read from and written to the register at a later time. For

example, if an application requires the same input impedance, RIN, this feature can be used to load a previously

determined set of values. For the calibration values to be valid, the ADC must be operating under the same

conditions, including temperature, at which the calibration values were originally read from the ADC.

To read calibration values from the SPI, do the following:

1. Set ADC to desired operating conditions.

2. Set SSC (Addr: 4h, Bit 7) to 1.

3. Power down both I- and Q-channels.

4. Read exactly 184 times the Calibration Values register (Addr: 5h). The register values are R0, R1, R2... R183.

The contents of R<183:0> should be stored.

5. Power up I- and Q-channels to original setting.

6. Set SSC (Addr: 4h, Bit 7) to 0.

7. Continue with normal operation.

To write calibration values to the SPI, do the following:

1. Set ADC to operating conditions at which Calibration Values were previously read.

2. Set SSC (Addr: 4h, Bit 7) to 1.

3. Power down both I- and Q-channels.

4. Write exactly 184 times the Calibration Values register (Addr: 5h). The registers should be written with stored

5. Make two additional dummy writes of 0000h.

6. Power up I- and Q-channels to original setting.

7. Set SSC (Addr: 4h, Bit 7) to 0.

8. Continue with normal operation.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Calibration and Power-Down

If PDI and PDQ are simultaneously asserted during a calibration cycle, the ADC10D1000/1500 will immediately

power down. The calibration cycle will continue when either or both channels are powered back up, but the

calibration will be compromised due to the incomplete settling of bias currents directly after power up. Therefore,

a new calibration should be executed upon powering the ADC10D1000/1500 back up. In general, the

ADC10D1000/1500 should be recalibrated when either or both channels are powered back up, or after one

channel is powered down. For best results, this should be done after the device has stabilized to its operating

temperature.

Calibration and the Digital Outputs

During calibration, the digital outputs (including DI, DId, DQ, DQd and OR) are set logic-low, to reduce noise.

The DCLK runs continuously during calibration. After the calibration is completed and the CalRun signal is logic-

low, it takes an additional 60 Sampling Clock cycles before the output of the ADC10D1000/1500 is valid

converted data from the analog inputs. This is the time it takes for the pipeline to flush, as well as for other

internal processes.

Power Down

On the ADC10D1000/1500, the I- and Q-channels may be powered down individually. This may be accomplished

via the control pins, PDI and PDQ, or via ECM. In ECM, the PDI and PDQ pins are logically OR'd with the

Control Register setting. See Power Down I-channel Pin (PDI) andPower Down Q-channel Pin (PDQ) for more

information.

Applications Information

THE ANALOG INPUTS

The ADC10D1000/1500 will continuously convert any signal which is present at the analog inputs, as long as a

CLK signal is also provided to the device. This section covers important aspects related to the analog inputs

including: acquiring the input, the reference voltage and FSR, out-of-range indication, AC/DC-coupled signals,

and single-ended input signals.

Acquiring the Input

Data is acquired at the rising edge of CLK+ in Non-DES Mode and both the falling and rising edges of CLK+ in

DES Mode. The digital equivalent of that data is available at the digital outputs a constant number of sampling

clock cycles later for the DI, DQ, DId and DQd output buses, a.k.a. Latency, depending on the demultiplex mode

which is selected. See tLAT in Converter Electrical Characteristics – AC Electrical Characteristics. In addition to

the Latency, there is a constant output delay, tOD, before the data is available at the outputs. See tOD in

Converter Electrical Characteristics – AC Electrical Characteristics and the Timing Diagrams.

The output latency versus Demux/Non-Demux Mode is shown in Table 16 and Table 17, respectively. For DES

Mode, note that the I- and Q-channel inputs are available in ECM, but only the I-channel input is available in

Non-ECM.

Table 16. Output Latency in Demux Mode

DES Mode

Data Non-DES Mode Q-input* I-input

I-input sampled with rise of CLK, Q-input sampled with rise of CLK, I-input sampled with rise of CLK,

DI 34 cycles earlier 34 cycles earlier 34 cycles earlier

Q-input sampled with rise of CLK, Q-input sampled with fall of CLK, I-input sampled with fall of CLK,

DQ 34 cycles earlier 34.5 cycles earlier 34.5 cycles earlier

I-input sampled with rise of CLK, Q-input sampled with rise of CLK, I-input sampled with rise of CLK,

DId 35 cycles earlier 35 cycles earlier 35 cycles earlier

Q-input sampled with rise of CLK, Q-input sampled with fall of CLK, I-input sampled with fall of CLK,

DQd 35 cycles earlier 35.5 cycles earlier 35.5 cycles earlier

Product Folder Links: ADC10D1000 ADC10D1500

ADC1XD1X00

VINI+

50:

Source

VINI-

1:1 Balun

Ccouple

100:

VINQ+

VINQ-

100:

Ccouple

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Table 17. Output Latency in Non-Demux Mode

DES Mode

Data Non-DES Mode Q-input* I-input

I-input sampled with rise of CLK, Q-input sampled with rise of CLK, I-input sampled with rise of CLK,

DI 34 cycles earlier 34 cycles earlier 34 cycles earlier

Q-input sampled with rise of CLK, Q-input sampled with rise of CLK, I-input sampled with rise of CLK,

DQ 34 cycles earlier 34.5 cycles earlier 34.5 cycles earlier

No output;

DId high impedance.

No output;

DQd high impedance.

*Available in ECM only.

Driving the ADC in DES Mode

The ADC10D1000/1500 can be configured as either a 2-channel, 1.0/1.5 GSPS device (Non-DES Mode) or a 1-

channel 2.0/3.0 GSPS device (DES Mode). When the device is configured in DES Mode, there is a choice for

with which input to drive the single-channel ADC. These are the 3 options:

DES - externally driving the I-channel input only. This is the default selection when the ADC is configured in DES

Mode. It may also be referred to as "DESI" for added clarity.

DESQ - externally driving the Q-channel input only.

DESIQ - externally driving both the I- and Q-channel inputs. VinI+ and VinQ+ should be driven with the exact

same signal. VinI- and VinQ- should be driven with the exact same signal, which is the differential complement to

the one driving VinI+ and VinQ+.

The input impedance for each I- and Q-input is 100Ωdifferential (or 50Ωsingle-ended), so the trace to each

VinI+, VinI-, VinQ+, and VinQ- should always be 50Ωsingle-ended. If a single I- or Q-input is being driven, then

that input will present a 100Ωdifferential load. For example, if a 50Ωsingle-ended source is driving the ADC,

then a 1:2 balun will transform the impedance to 100Ωdifferential. However, if the ADC is being driven in DESIQ

Mode, then the 100Ωdifferential impedance from the I-input will appear in parallel with the Q-input for a

composite load of 50Ωdifferential and a 1:1 balun would be appropriate. See Figure 70 for an example circuit

driving the ADC in DESIQ Mode. A recommended part selection is using the Mini-Circuits TC1-1-13MA+ balun

with Ccouple = 0.22µF.

Figure 70. Driving DESIQ Mode

Terminating Unused Analog Inputs

In the case that only one channel is used in Non-DES Mode or that the ADC is driven in DESI or DESQ Mode,

the unused analog input should be terminated to reduce any noise coupling into the ADC. See Table 18 for

details.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Table 18. Unused Analog Input Recommended Termination

Mode Power Down Coupling Recommended Termination

Non-DES Yes AC/DC Tie Unused+ and Unused- to Vbg

DES/ Non-DES No DC Tie Unused+ and Unused- to Vbg

DES/ Non-DES No AC Tie Unused+ to Unused-

FSR and the Reference Voltage

The full-scale analog differential input range (VIN_FSR) of the ADC10D1000/1500 is derived from an internal

1.254V bandgap reference. In Non-ECM, this full-scale range has two settings controlled by the FSR Pin; see

Full-Scale Input Range Pin (FSR). The FSR Pin operates on both I- and Q-channels. In ECM, the full-scale

range may be independently set for each channel via Addr:3hand Bhwith 15 bits of precision; see Register

Definitions. The best SNR is obtained with a higher full-scale input range, but better distortion and SFDR are

obtained with a lower full-scale input range. It is not possible to use an external analog reference voltage to

modify the full-scale range, and this adjustment should only be done digitally, as described.

A buffered version of the internal 1.254V bandgap reference voltage is made available at the VBG Pin for the

user. The VBG pin can drive a load of up to 80 pF and source or sink up to 100 μA. It should be buffered if more

current than this is required. This pin remains as a constant reference voltage regardless of what full-scale range

is selected and may be used for a system reference. VBG is a dual-purpose pin and it may also be used to select

a higher LVDS output common-mode voltage; see LVDS Output Common-mode Pin (VBG).

Out-Of-Range Indication

Differential input signals are digitized to 10 bits, based on the full-scale range. Signal excursions beyond the full-

scale range, i.e. greater than +VIN_FSR/2 or less than -VIN_FSR/2, will be clipped at the output. An input signal

which is above the FSR will result in all 1's at the output and an input signal which is below the FSR will result in

all 0's at the output. When the conversion result is clipped for the I-channel input, the Out-of-Range I-channel

(ORI) output is activated such that ORI+ goes high and ORI- goes low while the signal is out of range. This

output is active as long as accurate data on either or both of the buses would be outside the range of 000hto

3FFh. The Q-channel has a separate ORQ which functions similarly.

Maximum Input Range

The recommended operating and absolute maximum input range may be found in Operating Ratings and

Absolute Maximum Ratings , respectively. Under the stated allowed operating conditions, each Vin+ and Vin-

input pin may be operated in the range from 0V to 2.15V if the input is a continuous 100% duty cycle signal and

from 0V to 2.5V if the input is a 10% duty cycle signal. The absolute maximum input range for Vin+ and Vin- is

from -0.15V to 2.5V. These limits apply only for AC input signals for which the input common mode voltage is

properly maintained.

AC-coupled Input Signals

The ADC10D1000/1500 analog inputs require a precise common-mode voltage. This voltage is generated on-

chip when AC-coupling Mode is selected. See AC/DC-Coupled Mode Pin (VCMO)for more information about how

to select AC-coupled Mode.

In AC-coupled Mode, the analog inputs must of course be AC-coupled. For an ADC10D1000/1500 used in a

typical application, this may be accomplished by on-board capacitors, as shown in Figure 71. For the

ADC10D1000/1500RB, the SMA inputs on the Reference Board are directly connected to the analog inputs on

the ADC10D1000/1500, so this may be accomplished by DC blocks (included with the hardware kit).

When the AC-coupled Mode is selected, an analog input channel that is not used (e.g. in DES Mode) should be

connected to AC ground, e.g. through capacitors to ground . Do not connect an unused analog input directly to

ground.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000

VIN+

50:

Source

VIN-

1:2 Balun

Ccouple

100:

VIN+

VIN-

VCMO

ADC10D1000

Ccouple

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Figure 71. AC-coupled Differential Input

The analog inputs for the ADC10D1000/1500 are internally buffered, which simplifies the task of driving these

inputs and the RC pole which is generally used at sampling ADC inputs is not required. If the user desires to

place an amplifier circuit before the ADC, care should be taken to choose an amplifier with adequate noise and

distortion performance, and adequate gain at the frequencies used for the application.

DC-coupled Input Signals

In DC-coupled Mode, the ADC10D1000/1500 differential inputs must have the correct common-mode voltage.

This voltage is provided by the device itself at the VCMO output pin. It is recommended to use this voltage

because the VCMO output potential will change with temperature and the common-mode voltage of the driving

device should track this change. Full-scale distortion performance falls off as the input common mode voltage

deviates from VCMO. Therefore, it is recommended to keep the input common-mode voltage within 100 mV of

VCMO (typical), although this range may be extended to ±150 mV (maximum). See VCMI in Converter Electrical

Characteristics – Analog Input/Output and Reference Characteristics and ENOB vs. VCMI in Typical Performance

Plots . Performance in AC- and DC-coupled Mode are similar, provided that the input common mode voltage at

both analog inputs remains within 100 mV of VCMO.

Single-Ended Input Signals

The analog inputs of the ADC10D1000/1500 are not designed to accept single-ended signals. The best way to

handle single-ended signals is to first convert them to differential signals before presenting them to the ADC. The

easiest way to accomplish single-ended to differential signal conversion is with an appropriate balun-transformer,

as shown in Figure 72.

Figure 72. Single-Ended to Differential Conversion Using a Balun

When selecting a balun, it is important to understand the input architecture of the ADC. The impedance of the

analog source should be matched to the ADC10D1000/1500's on-chip 100Ωdifferential input termination resistor.

The range of this termination resistor is specified as RIN in Converter Electrical Characteristics – Analog

Input/Output and Reference Characteristics.

THE CLOCK INPUTS

The ADC10D1000/1500 has a differential clock input, CLK+ and CLK-, which must be driven with an AC-

coupled, differential clock signal. This provides the level shifting to the clock to be driven with LVDS, PECL,

LVPECL, or CML levels. The clock inputs are internally terminated to 100Ωdifferential and self-biased. This

section covers coupling, frequency range, level, duty-cycle, jitter, and layout considerations.

CLK Coupling

The clock inputs of the ADC10D1000/1500 must be capacitively coupled to the clock pins as indicated in

Figure 73.

Product Folder Links: ADC10D1000 ADC10D1500

CLK+

CLK-

ADC10D1000

Ccouple

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Figure 73. Differential Input Clock Connection

The choice of capacitor value will depend on the clock frequency, capacitor component characteristics and other

system economic factors. For example, on the ADC10D1000/1500RB, the capacitors have the value Ccouple = 4.7

nF which yields a highpass cutoff frequency, fc= 677.2 kHz.

CLK Frequency

Although the ADC10D1000/1500 is tested and its performance is specified with a differential 1.0/1.5 GHz

sampling clock, it will typically function well over the input clock frequency range; see fCLK(min) and fCLK(max) in

Converter Electrical Characteristics – AC Electrical Characteristics. Operation up to fCLK(max) is possible if the

maximum ambient temperatures indicated are not exceeded. Operating at sample rates above fCLK(max) for the

maximum ambient temperature may result in reduced device reliability and product lifetime. This is due to the

fact that higher sample rates results in higher power consumption and die temperatures. If fCLK < 300 MHz,

enable LFS in the Control Register (Addr: 0h, Bit 8).

CLK Level

The input clock amplitude is specified as VIN_CLK in Converter Electrical Characteristics – Sampling Clock

Characteristics . Input clock amplitudes above the max VIN_CLK may result in increased input offset voltage. This

would cause the converter to produce an output code other than the expected 511/512 when both input pins are

at the same potential. Insufficient input clock levels will result in poor dynamic performance. Both of these results

may be avoided by keeping the clock input amplitude within the specified limits of VIN_CLK.

CLK Duty Cycle

The duty cycle of the input clock signal can affect the performance of any A/D converter. The ADC10D1000/1500

features a duty cycle clock correction circuit which can maintain performance over the 20%-to-80% specified

clock duty-cycle range. This feature is enabled by default and provides improved ADC clocking, especially in the

Dual-Edge Sampling (DES) Mode.

CLK Jitter

High speed, high performance ADCs such as the ADC10D1000/1500 require a very stable input clock signal with

minimum phase noise or jitter. ADC jitter requirements are defined by the ADC resolution (number of bits),

maximum ADC input frequency and the input signal amplitude relative to the ADC input full scale range. The

maximum jitter (the sum of the jitter from all sources) allowed to prevent a jitter-induced reduction in SNR is

found to be

tJ(MAX) = ( VIN(P-P)/ VFSR) x (1/(2(N+1) xπx fIN)) (3)

where tJ(MAX) is the rms total of all jitter sources in seconds, VIN(P-P) is the peak-to-peak analog input signal, VFSR

is the full-scale range of the ADC, "N" is the ADC resolution in bits and fIN is the maximum input frequency, in

Hertz, at the ADC analog input.

tJ(MAX) is the square root of the sum of the squares (RSS) sum of the jitter from all sources, including: the ADC

input clock, system, input signals and the ADC itself. Since the effective jitter added by the ADC is beyond user

control, it is recommended to keep the sum of all other externally added jitter to a minimum.

CLK Layout

The ADC10D1000/1500 clock input is internally terminated with a trimmed 100Ωresistor. The differential input

clock line pair should have a characteristic impedance of 100Ωand (when using a balun), be terminated at the

clock source in that (100Ω) characteristic impedance.

Product Folder Links: ADC10D1000 ADC10D1500

RSV1+

RSV1-

1005

1 k5

GND

To FPGA or Floating

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

It is good practice to keep the ADC input clock line as short as possible, to keep it well away from any other

signals and to treat it as a transmission line. Otherwise, other signals can introduce jitter into the input clock

signal. Also, the clock signal can introduce noise into the analog path if it is not properly isolated.

THE LVDS OUTPUTS

The Data, ORI, ORQ, DCLKI and DCLKQ outputs are LVDS. The electrical specifications of the LVDS outputs

are compatible with typical LVDS receivers available on ASIC and FPGA chips; but they are not IEEE or ANSI

communications standards compliant due to the low +1.9V supply used on this chip. These outputs should be

terminated with a 100Ωdifferential resistor placed as closely to the receiver as possible. This section covers

common-mode and differential voltage, and data rate.

Common-mode and Differential Voltage

The LVDS outputs have selectable common-mode and differential voltage, VOS and VOD; see Converter Electrical

Characteristics – Digital Control and Output Pin Characteristics. See Output Control and Adjust for more

information.

Selecting the higher VOS will also increase VOD slightly. The differential voltage, VOD, may be selected for the

higher or lower value. For short LVDS lines and low noise systems, satisfactory performance may be realized

with the lower VOD. This will also result in lower power consumption. If the LVDS lines are long and/or the system

in which the ADC10D1000/1500 is used is noisy, it may be necessary to select the higher VOD.

Output Data Rate

The data is produced at the output at the same rate as it is sampled at the input. The minimum recommended

input clock rate for this device is fCLK(MIN); see Converter Electrical Characteristics – AC Electrical Characteristics.

However, it is possible to operate the device in 1:2 Demux Mode and capture data from just one 10-bit bus, e.g.

just DI (or DId) although both DI and DId are fully operational. This will decimate the data by two and effectively

halve the data rate.

Terminating RSV Pins

The RSV pins are used for internal purposes. They may be left unconnected and floating or connected as shown

in Figure 74.

Figure 74. RSV Pin Connection

This board configuration is recommended if the RSV pins are connected to FPGA input pins and must be forced

to a known voltage. The value of the 100Ωresistor should not be changed, but the 1kΩresistors may be

changed based upon the requirements of the specific FPGA.

Product Folder Links: ADC10D1000 ADC10D1500

CLK

Master

ADC10D1000

Slave 1

ADC10D1000 Slave 2

ADC10D1000

CLK

RCLK

RCOut1

RCOut2

DCLK

DCLK DCLK

RCLK

RCOut1

RCOut2

RCOut1

RCOut2

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Terminating Unused LVDS Output Pins

If the ADC is used in Non-Demux Mode, then only the DI and DQ data outputs will have valid data present on

them. The DId and DQd data outputs may be left not connected; if unused, they are internally tri-stated.

Similarly, if the Q-channel is powered-down (i.e. PDQ is logic-high), the DQ data output pins, DCLKQ and ORQ

should be left not connected.

SYNCHRONIZING MULTIPLE ADC10D1000/1500S IN A SYSTEM

The ADC10D1000/1500 has two features to assist the user with synchronizing multiple ADCs in a system;

AutoSync and DCLK Reset. The AutoSync feature is new and designates one ADC10D1000/1500 as the Master

ADC and other ADC10D1000/1500s in the system as Slave ADCs. The DCLK Reset feature performs the same

function as the AutoSync feature, but is the first generation solution to synchronizing multiple ADCs in a system;

it is disabled by default. For the application in which there are multiple Master and Slave ADC10D1000/1500s in

a system, AutoSync may be used to synchronize the Slave ADC10D1000/1500(s) to each respective Master

ADC10D1000/1500 and the DCLK Reset may be used to synchronize the Master ADC10D1000/1500s to each

other.

If the AutoSync or DCLK Reset feature is not used, see Table 19 for recommendations about terminating unused

pins.

Table 19. Unused AutoSync and DCLK Reset Pin Recommendation

Pin(s) Unused termination

RCLK+/- Do not connect.

RCOUT1+/- Do not connect.

RCOUT2+/- Do not connect.

DCLK_RST+ Connect to GND via 1kΩresistor.

DCLK_RST- Connect to VAvia 1kΩresistor.

AutoSync Feature

AutoSync is a new feature which continuously synchronizes the outputs of multiple ADC10D1000/1500s in a

system. It may be used to synchronize the DCLK and data outputs of one or more Slave ADC10D1000/1500s to

one Master ADC10D1000/1500. Several advantages of this feature include: no special synchronization pulse

required, any upset in synchronization is recovered upon the next DCLK cycle, and the Master/Slave

ADC10D1000/1500s may be arranged as a binary tree so that any upset will quickly propagate out of the

system.

An example system is shown below in Figure 75 which consists of one Master ADC and two Slave ADCs. For

simplicity, only one DCLK is shown; in reality, there is DCLKI and DCLKQ, but they are always in phase with one

another.

Figure 75. AutoSync Example

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

In order to synchronize the DCLK (and Data) outputs of multiple ADCs, the DCLKs must transition at the same

time, as well as be in phase with one another. The DCLK at each ADC is generated from the CLK after some

latency, plus tOD minus tAD. Therefore, in order for the DCLKs to transition at the same time, the CLK signal must

reach each ADC at the same time. To tune out any differences in the CLK path to each ADC, the tAD adjust

feature may be used. However, using the tAD adjust feature will also affect when the DCLK is produced at the

output. If the device is in Demux Mode, then there are four possible phases which each DCLK may be generated

on because the typical CLK = 1GHz and DCLK = 250 MHz for this case. The RCLK signal controls the phase of

the DCLK, so that each Slave DCLK is on the same phase as the Master DCLK.

The AutoSync feature may only be used via the Control Registers.

DCLK Reset Feature

The DCLK reset feature is available via ECM, but it is disabled by default. DCLKI and DCLKQ are always

synchronized, by design, and do not require a pulse from DCLK_RST to become synchronized.

The DCLK_RST signal must observe certain timing requirements, which are shown in Figure 9 of the Timing

Diagrams. The DCLK_RST pulse must be of a minimum width and its deassertion edge must observe setup and

hold times with respect to the CLK input rising edge. These timing specifications are listed as tPWR, tSR and tHR

and may be found in Converter Electrical Characteristics – AC Electrical Characteristics.

The DCLK_RST signal can be asserted asynchronously to the input clock. If DCLK_RST is asserted, the DCLK

output is held in a designated state (logic-high) in Demux Mode; in Non-Demux Mode, the DCLK continues to

function normally. Depending upon when the DCLK_RST signal is asserted, there may be a narrow pulse on the

DCLK line during this reset event. When the DCLK_RST signal is de-asserted, there are tSYNC_DLY CLK cycles of

systematic delay and the next CLK rising edge synchronizes the DCLK output with those of other

ADC10D1000/1500s in the system. For 90° Mode (DDRPh = logic-high), the synchronizing edge occurs on the

rising edge of CLK, 4 cycles after the first rising edge of CLK after DCLK_RST is released. For 0° Mode (DDRPh

= logic-low), this is 5 cycles instead. The DCLK output is enabled again after a constant delay of tOD.

For both Demux and Non-Demux Modes, there is some uncertainty about how DCLK comes out of the reset

state for the first DCLK_RST pulse. For the second (and subsequent) DCLK_RST pulses, the DCLK will come

out of the reset state in a known way. Therefore, if using the DCLK Reset feature, it is recommended to apply

one "dummy" DCLK_RST pulse before using the second DCLK_RST pulse to synchronize the outputs. This

recommendation applies each time the device or channel is powered-on.

When using DCLK_RST to synchronize multiple ADC10D1000/1500s, it is required that the Select Phase bits in

the Control Register (Addr: Eh, Bits 3,4) be the same for each Master ADC10D1000/1500.

SUPPLY/GROUNDING, LAYOUT AND THERMAL RECOMMENDATIONS

Power Planes

All supply buses for the ADC should be sourced from a common linear voltage regulator. This ensures that all

power buses to the ADC are turned on and off simultaneously. This single source will be split into individual

sections of the power plane, with individual decoupling and connection to the different power supply buses of the

ADC. Due to the low voltage but relatively high supply current requirement, the optimal solution may be to use a

switching regulator to provide an intermediate low voltage, which is then regulated down to the final ADC supply

voltage by a linear regulator. Please refer to the documentation provided for the ADC10D1000/1500RB for

additional details on specific regulators that are recommended for this configuration.

Power for the ADC should be provided through a broad plane which is located on one layer adjacent to the

ground plane(s). Placing the power and ground planes on adjacent layers will provide low impedance decoupling

of the ADC supplies, especially at higher frequencies. The output of a linear regulator should feed into the power

plane through a low impedance multi-via connection. The power plane should be split into individual power

peninsulas near the ADC. Each peninsula should feed a particular power bus on the ADC, with decoupling for

that power bus connecting the peninsula to the ground plane near each power/ground pin pair. Using this

technique can be difficult on many printed circuit CAD tools. To work around this, zero ohm resistors can be used

to connect the power source net to the individual nets for the different ADC power buses. As a final step, the

zero ohm resistors can be removed and the plane and peninsulas can be connected manually after all other error

checking is completed.

Product Folder Links: ADC10D1000 ADC10D1500

1.9V ADC Main

Switching

Regulator

Linear

Regulator

VDR

VTC

HV or Unreg

Voltage

Intermediate

Voltage

ADC

Dielectric 1

Dielectric 2

Dielectric 3

Dielectric 4

Dielectric 5

Dielectric 6

Dielectric 7

Top Layer ± Signal 1

Ground 1

Signal 2

Ground 2

Power 1

Ground 3

Bottom Layer ± Signal X

Signal 3

Cross Section

Line

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Bypass Capacitors

The general recommendation is to have one 100nF capacitor for each power/ground pin pair. The capacitors

should be surface mount multi-layer ceramic chip capacitors similar to Panasonic part number ECJ-0EB1A104K.

Ground Planes

Grounding should be done using continuous full ground planes to minimize the impedance for all ground return

paths, and provide the shortest possible image/return path for all signal traces.

Power System Example

The ADC10D1000/1500RB uses continuous ground planes (except where clear areas are needed to provide

appropriate impedance management for specific signals), see Figure 76. Power is provided on one plane, with

the 1.9V ADC supply being split into multiple zones or peninsulas for the specific power buses of the ADC.

Decoupling capacitors are connected between these power bus peninsulas and the adjacent power planes using

vias. The capacitors are located as close to the individual power/ground pin pairs of the ADC as possible. In

most cases, this means the capacitors are located on the opposite side of the PCB to the ADC.

Figure 76. Power and Grounding Example

Thermal Management

The Heat Slug Ball Grid Array (NXA) package is a modified version of the industry standard plastic BGA (Ball

Grid Array) package. Inside the package, a copper heat spreader cap is attached to the substrate top with

exposed metal in the center top area of the package. This results in a 20% improvement (typical) in thermal

performance over the standard plastic BGA package.

Product Folder Links: ADC10D1000 ADC10D1500

Cross Section Line IC Die Not to Scale

Mold Compound Copper Heat Slug

Substrate

4JC_2

4JC_1

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Figure 77. HSBGA (NXA) Conceptual Drawing

The center balls are connected to the bottom of the die by vias in the package substrate, Figure 77. This gives a

low thermal resistance between the die and these balls. Connecting these balls to the PCB ground planes with a

low thermal resistance path is the best way dissipate the heat from the ADC. These pins should also be

connected to the ground plane via a low impedance path for electrical purposes. The direct connection to the

ground planes is an easy method to spread heat away from the ADC. Along with the ground plane, the parallel

power planes will provide additional thermal dissipation.

The center ground balls should be soldered down to the recommended ball pads (See AN-1126). These balls will

have wide traces which in turn have vias which connect to the internal ground planes, and a bottom ground

pad/pour if possible. This ensures a good ground is provided for these balls, and that the optimal heat transfer

will occur between these balls and the PCB ground planes.

In spite of these package enhancements, analysis using the standard JEDEC JESD51-7 four-layer PCB thermal

model shows that ambient temperatures must be limited to a max of 70°C to ensure a safe operating junction

temperature for the ADC10D1500. However, most applications using the ADC10D1500 will have a printed circuit

board which is more complex than that used in JESD51-7. Typical circuit boards will have more layers than the

JESD51-7 (eight or more), several of which will be used for ground and power planes. In those applications, the

thermal resistance parameters of the ADC10D1500 and the circuit board can be used to determine the actual

safe ambient operating temperature up to a maximum of 85°C.

Three key parameters are provided to allow for modeling and calculations. Because there are two main thermal

paths between the ADC die and external environment, the thermal resistance for each of these paths is provided.

θJC1 represents the thermal resistance between the die and the exposed metal area on the top of the HSBGA

package. θJC2 represents the thermal resistance between the die and the center group of balls on the bottom of

the HSBGA package. The final parameter is the allowed maximum junction temperature, which is 138°C.

In other applications, a heat sink or other thermally conductive path can be added to the top of the HSBGA

package to remove heat. In those cases, θJC1 can be used along with the thermal parameters for the heat sink or

other thermal coupling added. Representative heat sinks which might be used with the ADC10D1000/1500

include the Cool Innovations p/n 3-1212XXG and similar products from other vendors. In many applications, the

printed circuit board will provide the primary thermal path conducting heat away from the ADC package. In those

cases, θJC2 can be used in conjunction with printed circuit board thermal modeling software to determine the

allowed operating conditions that will maintain the die temperature below the maximum allowable limit. Additional

dissipation can be achieved by coupling a heat sink to the copper pour area on the bottom side of the printed

circuit board.

Typically, dissipation will occur through one predominant thermal path. In these cases, the following calculations

can be used to determine the maximum safe ambient operating temperature:

TJ= TA+ PD× (θJC+θCA)

138°C = TA+ 3.98W × (θJC+θCA)

For θJC, the value for the primary thermal path in the given application environment should be used (θJC1 or θJC2).

θCA is the thermal resistance from the case to ambient, which would typically be that of the heat sink used. Using

this relationship and the desired ambient temperature, the required heat sink thermal resistance can be found.

Alternately, the heat sink thermal resistance can be used to find the maximum ambient temperature. For more

complex systems, thermal modeling software can be used to evaluate the printed circuit board system and

determine the expected junction temperature given the total system dissipation and ambient temperature.

Product Folder Links: ADC10D1000 ADC10D1500

Power-on

Calibration On-command

Calibration

Power to

ADC

Calibration

CalDly

Pull-up/down

resistors set

Control Pins

ADC output

valid

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

SYSTEM POWER-ON CONSIDERATIONS

There are a couple important topics to consider associated with the system power-on event including

configuration and calibration, and the Data Clock.

Power-on, Configuration, and Calibration

Following the application of power to the ADC10D1000/1500, several events must take place before the output

from the ADC10D1000/1500 is valid and at full performance; at least one full calibration must be executed with

the device configured in the desired mode.

Following the application of power to the ADC10D1000/1500, there is a delay of tCalDly and then the Power-on

Calibration is executed. This is why it is recommended to set the CalDly Pin via an external pull-up or pull-down

resistor. Then, the state of that input will be determined at the same time that power is applied to the ADC and

tCalDly will be a known quantity. For the purpose of this section, it is assumed that CalDly is set as recommended.

The Control Bits or Pins must be set or written to configure the ADC10D1000/1500 in the desired mode. This

must take place via either Extended Control Mode or Non-ECM (Pin Control Mode) before subsequent

calibrations will yield an output at full performance in that mode. Some examples of modes include DES/Non-

DES Mode, Demux/Non-demux Mode, and Full-Scale Range.

The simplest case is when device is in Non-ECM and the Control Pins are set by pull-up/down resistors, see

Figure 78. For this case, the settings to the Control Pins ramp concurrently to the ADC voltage. Following the

delay of tCalDly and the calibration execution time, tCAL, the output of the ADC10D1000/1500 is valid and at full

performance. If it takes longer than tCalDly for the system to stabilize at its operating temperature, it is

recommended to execute an on-command calibration at that time.

Another case is when the FPGA writes to the Control Pins (Non-ECM) or to the SPI (ECM), see Figure 79. It is

always necessary to comply with the Operating Ratings and Absolute Maximum ratings, i.e. the Control Pins may

not be driven below the ground or above the supply, regardless of what the voltage currently applied to the

supply is. Therefore, it is not recommended to write to the Control Pins or SPI before power is applied to the

ADC10D1000/1500. As long as the FPGA has completed writing to the Control Pins or SPI, the Power-on

Calibration will result in a valid output at full performance. Once again, if it takes longer than tCalDly for the system

to stabilize at its operating temperature, it is recommended to execute an on-command calibration at that time.

Due to system requirements, it may not be possible for the FPGA to write to the Control Pins or SPI before the

Power-on Calibration takes place, see Figure 80. It is not critical to configure the device before the Power-on

Calibration, but it is critical to realize that the output for such a case is not at its full performance. Following an

On-command Calibration, the device will be at its full performance.

Figure 78. Power-on with Control Pins set by Pull-up/down Resistors

Product Folder Links: ADC10D1000 ADC10D1500

FPGA writes

Control Pins

Power-on

Calibration On-command

Calibration

Power to

ADC

Calibration

CalDly

FPGA writes

Control Pins

Power-on

Calibration On-command

Calibration

Power to

ADC

Calibration

CalDly ADC output

valid

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Figure 79. Power-on with Control Pins set by FPGA pre Power-on Cal

Figure 80. Power-on with Control Pins set by FPGA post Power-on Cal

Power-on and Data Clock (DCLK)

Many applications use the DCLK output for a system clock. For the ADC10D1000/1500, each I- and Q-channel

has its own DCLKI and DCLKQ, respectively. The DCLK output is always active, unless that channel is powered-

down or the DCLK Reset feature is used while the device is in Demux Mode. As the supply to the

ADC10D1000/1500 ramps, the DCLK also comes up, see this example from the ADC10D1000/1500RB:

Figure 81. While the supply is too low, there is no output at DCLK. As the supply continues to ramp, DCLK

functions intermittently with irregular frequency, but the amplitude continues to track with the supply. Much below

the low end of operating supply range of the ADC10D1000/1500, the DCLK is already fully operational.

Product Folder Links: ADC10D1000 ADC10D1500

DCLK

1900

1710

time

660

635

1490

520

300

1210

Slope = 1.22V/ms

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Figure 81. Supply and DCLK Ramping

RECOMMENDED SYSTEM CHIPS

TI recommends these other chips including temperature sensors, clocking devices, and amplifiers in order to

support the ADC10D1000/1500 in a system design.

Temperature Sensor

The ADC10D1000/1500 has an on-die temperature diode connected to pins Tdiode+/- which may be used to

monitor the die temperature. TI also provides a family of temperature sensors for this application which monitor

different numbers of external devices, see Table 20.

Table 20. Temperature Sensor Recommendation

Number of External Devices Monitored Recommended Temperature Sensor

1 LM95235

2 LM95213

4 LM95214

The temperature sensor (LM95235/13/14) is an 11-bit digital temperature sensor with a 2-wire System

Management Bus (SMBus) interface that can monitor the temperature of one, two, or four remote diodes as well

as its own temperature. It can be used to accurately monitor the temperature of up to one, two, or four external

devices such as the ADC10D1000/1500, a FPGA, other system components, and the ambient temperature.

The temperature sensor reports temperature in two different formats for +127.875°C/-128°C range and 0°/255°C

range. It has a Sigma-Delta ADC core which provides the first level of noise immunity. For improved performance

in a noise environment, the temperature sensor includes programmable digital filters for Remote Diode

temperature readings. When the digital filters are invoked, the resolution for the Remote Diode readings

increases to 0.03125°C. For maximum flexibility and best accuracy, the temperature sensor includes offset

registers that allow calibration of other diode types.

Diode fault detection circuitry in the temperature sensor can detect the absence or fault state of a remote diode:

whether D+ is shorted to the power supply, D- or ground, or floating.

Product Folder Links: ADC10D1000 ADC10D1500

LM95213

100 pF

ADC10D1000

IE = IF

100 pF

D1+

D2+

5D-

FPGA

IE = IF

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

In the following of a typical application, the LM95213 is used to monitor the temperature of an

ADC10D1000/1500 as well as a FPGA, see Figure 82.

Figure 82. Typical Temperature Sensor Application

Clocking Device

The clock source can be a PLL/VCO device such as the LMX2531LQxxxx family of products. The specific device

should be selected according to the desired ADC sampling clock frequency. The ADC10D1000/1500RB uses the

LMX2531LQ1510E, with the ADC clock source provided by the Aux PLL output. Other devices which may be

considered based on clock source, jitter cleaning, and distribution purposes are the LMK01XXX, LMK02XXX,

LMK03XXX and LMK04XXX product families.

Amplifier

The following amplifiers can be used for ADC10D1000/1500 applications which require DC coupled input or

signal gain, neither of which can be provided with a transformer coupled input circuit:

Table 21. Amplifier Recommendation

Amplifier Bandwidth Brief features

LMH6552 1.5 GHz Configurable gain

LMH6553 900 MHz Output clamp and configurable gain

LMH6554 2.5 GHz Configurable gain

LMH6555 1.2 GHz Fixed gain

Ten read/write registers provide several control and configuration options in the Extended Control Mode. These

registers have no effect when the device is in the Non-extended Control Mode. Each register description below

also shows the Power-On Reset (POR) state of each control bit. See Table 22 for a summary. For a description

of the functionality and timing to read/write the control registers, see The Serial Interface.

Table 22. Register Addresses

A3 A2 A1 A0 Hex Register Addressed

00000hConfiguration Register 1

00011hVCMO Adjust

00102hI-channel Offset

00113hI-channel FSR

01004hCalibration Adjust

01015hReserved

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Table 22. Register Addresses (continued)

01106hReserved

01117hReserved

10008hReserved

10019hReserved

1010AhQ-channel Offset

1011BhQ-channel FSR

1100ChAperture Delay Coarse Adjust

1101DhAperture Delay Fine Adjust and LC Filter Adjust

1110EhAutoSync

1111FhReserved

Table 23. Configuration Register 1

Addr: 0h(0000b) POR state: 2000h

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Name CAL DPS OVS TPM PDI PDQ Res LFS DES DEQ DIQ 2SC Res

POR 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0

Bit 15 CAL: Calibration Enable. When this bit is set to 1b, an on-command calibration is initiated. This bit is not reset automatically

upon completion of the calibration. Therefore, the user must reset this bit to 0band then set it to 1bagain to execute another

calibration. This bit is logically OR'd with the CAL Pin; both bit and pin must be set to 0bbefore either is used to execute a

calibration.

Bit 14 DPS: DDR Phase Select. Set this bit to 0bto select the 0° Mode DDR Data-to-DCLK phase relationship and to 1bto select the

90° Mode. This bit has no effect when the device is in Non-Demux Mode.

Bit 13 OVS: Output Voltage Select. This bit sets the differential voltage level for the LVDS outputs including Data, OR, and DCLK. 0b

selects the lower level and 1bselects the higher level. See VOD in Converter Electrical Characteristics – Digital Control and

Output Pin Characteristicsfor details.

Bit 12 TPM: Test Pattern Mode. When this bit is set to 1b, the device will continually output a fixed digital pattern at the digital Data

and OR outputs. When set to 0b, the device will continually output the converted signal, which was present at the analog

inputs. See Test Pattern Mode for details about the TPM pattern.

Bit 11 PDI: Power-down I-channel. When this bit is set to 0b, the I-channel is fully operational, but when it is set to 1b, the I-channel

is powered-down. The I-channel may be powered-down via this bit or the PDI Pin, which is active, even in ECM.

Bit 10 PDQ: Power-down Q-channel. When this bit is set to 0b, the Q-channel is fully operational, but when it is set to 1b, the Q-

channel is powered-down. The Q-channel may be powered-down via this bit or the PDQ Pin, which is active, even in ECM.

Bit 9 Reserved. Must be set to 0b.

Bit 8 LFS: Low-Frequency Select. If the sampling clock (CLK) is at or below 300 MHz, set this bit to 1b.

Bit 7 DES: Dual-Edge Sampling Mode select. When this bit is set to 0b, the device will operate in the Non-DES Mode; when it is set

to 1b, the device will operate in the DES Mode. See DES/Non-DES Mode for more information.

Bit 6 DEQ: DES Q-input select, a.k.a. DESQ Mode. When the device is in DES Mode, this bit can select the input that the device

will operate on. The default setting of 0bselects the I-input and 1bselects the Q-input.

Bit 5 DIQ: DES I- and Q-input, a.k.a. DESIQ Mode. When in DES Mode, setting this bit to 1bshorts the I- and Q-inputs. If the bit is

left at its default 0b, the I- and Q-inputs remain electrically separate. To operate the device in DESIQ Mode, Bits<7:5> must be

set to 101b. In this mode, both the I- and Q-inputs must be externally driven.

Bit 4 2SC: Two's Complement output. For the default setting of 0b, the data is output in Offset Binary format; when set to 1b, the

data is output in Two's Complement format.

Bits 3:0 Reserved. Must be set to 0b.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Table 24. VCMO Adjust

Addr: 1h(0001b) POR state: 2A00h

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Name Res VCA(2:0) Res

POR 0 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0

Bits 15:8 Reserved. Must be set as shown.

Bits 7:5 VCA(2:0): VCMO Adjust. Adjusting from the default VCA(2:0) = 0dto VCA(2:0) = 7ddecreases VCMO from it's typical value (see

VCMO in Converter Electrical Characteristics – Analog Input/Output and Reference Characteristics) to 1.05V by increments of

~28.6 mV.

Code VCMO

000 (default) VCMO

100 VCMO- 114 mV

111 VCMO- 200 mV

Bits 4:0 Reserved. Must be set as shown.

Table 25. I-channel Offset Adjust

Addr: 2h(0010b) POR state: 0000h

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Name Res OS OM(11:0)

POR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Bits 15:13 Reserved. Must be set to 0b.

Bit 12 OS: Offset Sign. The default setting of 0bincurs a positive offset of a magnitude set by Bits 11:0 to the ADC output. Setting

this bet to 1bincurs a negative offset of the set magnitude.

Bits 11:0 OM(11:0): Offset Magnitude. These bits determine the magnitude of the offset set at the ADC output (straight binary coding).

The range is from 0 mV for OM(11:0) = 0dto 45 mV for OM(11:0) = 4095din steps of ~11 µV. Monotonicity is specified by

design only for the 9 MSBs.

Code Offset [mV]

0000 0000 0000 (default) 0

1000 0000 0000 22.5

1111 1111 1111 45

Table 26. I-channel Full Scale Range Adjust

Addr: 3h(0011b) POR state: 4000h

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Name Res FM(14:0)

POR 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Bit 15 Reserved. Must be set to 0b.

Bits 14:0 FM(14:0): FSR Magnitude. These bits increase the ADC full-scale range magnitude (straight binary coding.) The range is from

600 mV (0d) to 980 mV (32767d) with the default setting at 790 mV (16384d). Monotonicity is specified by design only for the

9 MSBs. The mid-range (low) setting in ECM corresponds to the nominal (low) setting in Non-ECM. A greater range of FSR

values is available in ECM, i.e. FSR values above 790 mV. See VIN_FSR in Converter Electrical Characteristics – Analog

Input/Output and Reference Characteristics for characterization details.

Code FSR [mV]

000 0000 0000 0000 600

100 0000 0000 0000 (default) 790

111 1111 1111 1111 980

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Table 27. Calibration Adjust

Addr: 4h(0100b) POR state: DA7Fh

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Name Res CSS Res CMS(1:0) SSC Res

POR 1 1 0 1 1 0 1 0 0 1 1 1 1 1 1 1

Bit 15 Reserved. Must be set as shown.

Bit 14 CSS: Calibration Sequence Select. The default 1bselects the following calibration sequence: reset all previously calibrated

elements to nominal values, do RIN Calibration, do internal linearity Calibration. Setting CSS = 0bselects the following

calibration sequence: do not reset RIN to its nominal value, skip RIN calibration, do internal linearity Calibration. The calibration

must be completed at least one time with CSS = 1bto calibrate RIN. Subsequent calibrations may be run with CSS = 0b(skip

RIN calibration) or 1b(full RIN and internal linearity Calibration).

Bits 13:10 Reserved. Must be set as shown.

Bits 9:8 CMS(1:0): Calibration Mode Select. These bits affect the length of time taken to calibrate the internal linearity. See tCAL in

Converter Electrical Characteristics – AC Electrical Characteristics.

Bit 7 SSC: SPI Scan Control. Setting this control bit to 1ballows the calibration values, stored in Addr: 5h, to be read/written. When

not reading/writing the calibration values, this control bit should left at its default 0bsetting.

Bits 6:0 Reserved. Must be set as shown.

Table 28. Calibration Values

Addr: 5h(0101b) POR state: XXXXh

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Name SS(15:0)

POR X X X X X X X X X X X X X X X X

Bits 15:0 SS(15:0): SPI Scan. When the ADC performs a self-calibration, the values for the calibration are stored in this register and may

be read from/ written to it. Set SSC (Addr: 4h, Bit 7) to read/write.

Table 29. Reserved

Addr: 6h(0110b) POR state: 1C70h

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Name Res

POR 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 0

Bits 15:0 Reserved. Must be set as shown.

Table 30. Reserved

Addr: 7h(0111b) POR state: 0000h

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Name Res

POR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Bits 15:0 Reserved. Must be set as shown.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Table 31. Reserved

Addr: 8h(1000b) POR state: 0000h

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Name Res

POR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Bits 15:0 Reserved. Must be set as shown.

Table 32. Reserved

Addr: 9h(1001b) POR state: 0000h

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Name Res

POR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Bits 15:0 Reserved. Must be set as shown.

Table 33. Q-channel Offset Adjust

Addr: Ah(1010b) POR state: 0000h

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Name Res OS OM(11:0)

POR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Bits 15:13 Reserved. Must be set to 0b.

Bit 12 OS: Offset Sign. The default setting of 0bincurs a positive offset of a magnitude set by Bits 11:0 to the ADC output. Setting

this bet to 1bincurs a negative offset of the set magnitude.

Bits 11:0 OM(11:0): Offset Magnitude. These bits determine the magnitude of the offset set at the ADC output (straight binary coding).

The range is from 0 mV for OM(11:0) = 0dto 45 mV for OM(11:0) = 4095din steps of ~11 µV. Monotonicity is specified by

design only for the 9 MSBs.

Code Offset [mV]

0000 0000 0000 (default) 0

1000 0000 0000 22.5

1111 1111 1111 45

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

Table 34. Q-channel Full-Scale Range Adjust

Addr: Bh(1011b) POR state: 4000h

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Name Res FM(14:0)

POR 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Bit 15 Reserved. Must be set to 0b.

Bits 14:0 FM(14:0): FSR Magnitude. These bits increase the ADC full-scale range magnitude (straight binary coding.) The range is from

600 mV (0d) to 980 mV (32767d) with the default setting at 790 mV (16384d). Monotonicity is specified by design only for the

9 MSBs. The mid-range (low) setting in ECM corresponds to the nominal (low) setting in Non-ECM. A greater range of FSR

values is available in ECM, i.e. FSR values above 790 mV. See VIN_FSR in Converter Electrical Characteristics – Analog

Input/Output and Reference Characteristics for characterization details.

Code FSR [mV]

000 0000 0000 0000 600

100 0000 0000 0000 (default) 790

111 1111 1111 1111 980

Table 35. Aperture Delay Coarse Adjust

Addr: Ch(1100b) POR state: 0004h

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Name CAM(11:0) STA DCC Res

POR 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0

Bits 15:4 CAM(11:0): Coarse Adjust Magnitude. This 12-bit value determines the amount of delay that will be applied to the input CLK

signal. The range is 0 ps delay for CAM(11:0) = 0dto a maximum delay of 825 ps for CAM(11:0) = 2431d(±95 ps due to PVT

variation) in steps of ~340 fs. For code CAM(11:0) = 2432dand above, the delay saturates and the maximum delay applies.

Additional, finer delay steps are available in register Dh. Either STA (Bit 3) or SA (Addr: Dh, Bit 8) must be selected to enable

this function.

Bit 3 STA: Select tAD Adjust. Set this bit to 1bto enable the tAD adjust feature, which will make both coarse and fine adjustment

settings, i.e. CAM(11:0) and FAM(5:0), available.

Bit 2 DCC: Duty Cycle Correct. This bit can be set to 0bto disable the automatic duty-cycle stabilizer feature of the chip. This

feature is enabled by default.

Bits 1:0 Reserved. Must be set to 0b.

Table 36. Aperture Delay Fine Adjust and LC Filter Adjust

Addr: Dh(1101b) POR state: 0000h

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Name FAM(5:0) Res SA LCF(7:0)

POR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Bits 15:10 FAM(5:0): Fine Aperture Adjust Magnitude. This 6-bit value determines the amount of additional delay that will be applied to

the input CLK when the Clock Phase Adjust feature is enabled via STA (Addr: Ch, Bit 3) or SA (Addr: Dh, Bit 8). The range is

straight binary from 0 ps delay for FAM(5:0) = 0dto 2.3 ps delay for FAM(5:0) = 63d(±300 fs due to PVT variation) in steps of

~36 fs.

Bit 9 Reserved. Must be set to 0b.

Bit 8 SA: Select tAD and LC filter Adjust. Set this bit to 1bto enable the tAD and LC filter adjust features. Using this bit is the same as

enabling STA (Addr: Ch, Bit 3), but also enables the LC filter to clean the clock jitter. If SA is enabled, then the value of the

STA bit is ignored.

Bits 7:0 LCF(7:0): LC tank select Frequency. Use these bits to select the center frequency of the LC filter on the clock input. The range

is from 0.8 GHz (255d) to 1.5 GHz (0d). Note that the tuning range is not binary encoded, and the eight bits are thermometer

encoded, i.e. the mid value of 1.1 GHz tuning is achieved with LCF(7:0) = 0000 1111b.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

www.ti.com

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

Table 37. AutoSync

Addr: Eh(1110b) POR state: 0003h

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Name DRC(9:0) Res SP(1:0) ES DOC DR

POR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1

Bits 15:6 DRC(9:0): Delay Reference Clock (9:0). These bits may be used to increase the delay on the input reference clock when

synchronizing multiple ADCs. The minimum delay is 0s (0d) to 1000 ps (639d). The delay remains the maximum of 1000 ps for

any codes above or equal to 639d.

Bit 5 Reserved. Must be set to 0b.

Bits 4:3 SP(1:0): Select Phase. These bits select the phase of the reference clock which is latched. The codes correspond to the

following phase shift:

00 = 0°

01 = 90°

10 = 180°

11 = 270°

Bit 2 ES: Enable Slave. Set this bit to 1bto enable the Slave Mode of operation. In this mode, the internal divided clocks are

synchronized with the reference clock coming from the master ADC. The master clock is applied on the input pins RCLK. If this

bit is set to 0b, then the device is in Master Mode.

Bit 1 DOC: Disable Output reference Clocks. Setting this bit to 0bsends a CLK/4 signal on RCOut1 and RCOut2. The default

setting of 1bdisables these output drivers. This bit functions as described, regardless of whether the device is operating in

Master or Slave Mode, as determined by ES (Bit 2).

Bit 0 DR: Disable Reset. The default setting of 1bleaves the DCLK_RST functionality disabled. Set this bit to 0bto enable

DCLK_RST functionality.

Table 38. Reserved

Addr: Fh(1111b) POR state: 000Ch

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Name Res

POR 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0

Bits 15:0 Reserved. This address is read only.

Product Folder Links: ADC10D1000 ADC10D1500

ADC10D1000, ADC10D1500

SNAS462Q –OCTOBER 2008–REVISED MARCH 2013

www.ti.com

REVISION HISTORY

Changes from Revision P (March 2013) to Revision Q Page

• Changed layout of National Data Sheet to TI format .......................................................................................................... 71

Product Folder Links: ADC10D1000 ADC10D1500

PACKAGE OPTION ADDENDUM

www.ti.com 11-Jan-2021

Addendum-Page 1

PACKAGING INFORMATION

Orderable Device Status

(1)

Package Type Package

Drawing Pins Package

Qty Eco Plan

(2)

Lead finish/

Ball material

(6)

MSL Peak Temp

(3)

Op Temp (°C) Device Marking

(4/5)

Samples

ADC10D1000CIUT ACTIVE BGA NXA 292 40 Non-RoHS

& Green Call TI Call TI -40 to 85 ADC10D1000

CIUT

ADC10D1000CIUT/NOPB ACTIVE BGA NXA 292 40 RoHS & Green SNAG Level-3-250C-168 HR -40 to 85 ADC10D1000

CIUT

ADC10D1500CIUT ACTIVE BGA NXA 292 40 Non-RoHS

& Green Call TI Call TI -40 to 85 ADC10D1500

CIUT

ADC10D1500CIUT/NOPB ACTIVE BGA NXA 292 40 RoHS & Green SNAG Level-3-250C-168 HR -40 to 85 ADC10D1500

CIUT

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance

do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may

reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based

flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation

of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two

lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information

provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

PACKAGE OPTION ADDENDUM

www.ti.com 11-Jan-2021

Addendum-Page 2

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.

TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

NXA0292A

www.ti.com

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE

DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”

AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY

IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD

PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate

TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable

standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you

permission to use these resources only for development of an application that uses the TI products described in the resource. Other

reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party

intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,

costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale (https:www.ti.com/legal/termsofsale.html) or other applicable terms available either

on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s

applicable warranties or warranty disclaimers for TI products.IMPORTANT NOTICE

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265